Back to

CDNLive Silicon Valley – Santa Clara, USA

Presentation: The Use of Forward Error Correction in the Cadence DisplayPort 1.4 IP Core

Speaker: Tim Corcoran and Avrum Warshawsky

Tuesday, April 11 @ 3:25 p.m.

Santa Clara Convention Center, Santa Clara, CA

Room 208

Find out more!

Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies

PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.

Hardent Becomes Authorized Microchip Design Partner

FPGA design services and support from Hardent will enable Microchip customers to get their products to market more quickly.

Hardent Joins Forces with Maojet & Fujisoft To Expand Presence in Asia

We recently appointed Maojet Technology Corporation as our new IP representative for Taiwan, and Fujisoft as our new IP representative for Japan. We will be working closely with both companies to develop our IP business within these two key markets.

Upcoming Sessions

Sep 22

Migrating to the Vitis Embedded Software Development IDE Workshop

Sep 22–24

SystemVerilog for Design

Sep 29–30

Embedded Design with PetaLinux Tools

Sep 29–30

Designing with the UltraScale and UltraScale+ Architectures

Complete Course Schedule

Simon Robin

President

Linked-in

HardentMontreal

450 rue Saint-Pierre, suite 300

Montreal

H2Y 2M9

Canada

T +1 (514) 284-5252

F +1 (514) 284-5052

First Name

Last Name

Title

Company

Phone

City

Country

Subject

Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.