Back to

CDNLive Silicon Valley – Santa Clara, USA

Presentation: The Use of Forward Error Correction in the Cadence DisplayPort 1.4 IP Core

Speaker: Tim Corcoran and Avrum Warshawsky

Tuesday, April 11 @ 3:25 p.m.

Santa Clara Convention Center, Santa Clara, CA

Room 208

Find out more!

Hardent VESA DSC and FEC IP Cores Licensed by Kinetic Technologies

Kinetic Technologies selects Hardent’s IP cores to create ultra-low power MST hub with VESA DSC support.

Hardent Joins Samsung SAFE™ IP Partner Program & Launches New Display IP Subsystem Solution in Collaboration with Rambus

New Rambus MIPI® DSI-2℠ / Hardent VESA® DSC host IP subsystem supports Samsung Foundry customers designing next-generation display products.

Hardent Selected as Design Services Provider for New Xilinx Kria SOMs

Hardent will support AI developers, embedded developers, and system architects to develop applications using the latest Xilinx device family.

Upcoming Sessions

Sep 20–22

Advanced VHDL for Verification

Sep 22

Introduction to Signal Integrity for Xilinx FPGAs

Sep 23

Workshop: Introduction to Versal ACAP Programmable Logic Architecture

Sep 27–29

Advanced Timing Closure Techniques for the Vivado Design Suite

Complete Course Schedule

Simon Robin

President

Linked-in

HardentMontreal

450 rue Saint-Pierre, suite 300

Montreal

H2Y 2M9

Canada

T +1 (514) 284-5252

F +1 (514) 284-5052

First Name

Last Name

Title

Company

Phone

City

Country

Subject

Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.