Display Week 2019 – San Jose, CA

Join us in San Jose for Display Week 2019!

May 14-16, 2019

San Jose Convention Center

Booth 641

Visit our demos at the VESA booth to see the latest innovations in video compression technology and learn how Hardent IP products can help you create the displays of the future.

Hardent & Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem

New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.

FPGA Design Analysis Using the Vivado Design Suite

Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!

Hardent & WHDL Named PSS Training Provider For Breker Trek5 Tool Suite

New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.

Upcoming Sessions

Jan 27–30

SystemVerilog for Verification

Jan 28–30

Embedded System Design for the Zynq UltraScale+ MPSoC

Jan 30

SystemVerilog Assertions

Jan 31

Debugging Techniques Using the Vivado Logic Analyzer

Complete Course Schedule

Simon Robin

President

Linked-in

HardentMontreal

450 rue Saint-Pierre, suite 300

Montreal

H2Y 2M9

Canada

T +1 (514) 284-5252

F +1 (514) 284-5052

First Name

Last Name

Title

Company

Phone

City

Country

Subject

Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.