Back to

Live Online Webinar | Zynq UltraScale+ MPSoC Booting & Configuration

Zynq UltraScale+ MPSoC Booting and Configuration

Presenter: Troy Jones

This webinar will discuss the boot flow on Zynq UltraScale+ MPSoC devices and illustrate the tools required to generate the necessary boot image.

14:00 EST

~~Register Now~~

This webinar is now over, but you can register here to watch a recorded version of the webinar.

Hardent Announces Availability of New Xilinx Versal ACAP Training Courses

New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.

Hardent Announces Expansion of Xilinx Training in the USA

Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.

Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies

PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.

Upcoming Sessions

Jan 26–28

Designing with the Zynq UltraScale+ RFSoC

Jan 26–28

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

Jan 27–28

Designing with Versal AI Engine 2

Feb 01–04

Introduction to UVM

Complete Course Schedule

Simon Robin

President

Linked-in

HardentMontreal

450 rue Saint-Pierre, suite 300

Montreal

H2Y 2M9

Canada

T +1 (514) 284-5252

F +1 (514) 284-5052

First Name

Last Name

Title

Company

Phone

City

Country

Subject

Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.