About Us
Applications
News
Careers
Contact

LinkedIn
Twitter

90+ Xilinx & Verification Training Courses

Quality training delivered by industry experts

What are you interested in ?

All
Vivado Design Suite / FPGA Design
DSP Design
Connectivity Design
Embedded System Design - Acceleration
Embedded System Design - Linux Development
Embedded System Design - Zynq-7000 SoC
Embedded System Design - Zynq UltraScale+ MPSoC
Functional Verification
HDL Design
Programming Languages
System Level Modeling and Verification
VESA Display Stream Compression
Webinars

Reset Categories Reset all filters

All
Online
On-Demand

Reset Categories Reset all filters

All
Next 30 days
In 1-3 months
In more than 3 months

Reset Categories Reset all filters

Course List

Course Schedule

Course List

Whether you’re just starting out in your career, or you want to develop specialized skills, our course list has everything you need.

Wondering which course to take? Download our learning path to find the right course level and topic for the next step in your career development.

Vivado Design Suite / FPGA Design

ASIC Emulation Using Xilinx
Advanced Design with the PlanAhead Analysis and Design Tool
Advanced FPGA Implementation
Advanced Hardware Debugging Techniques Using Vivado Design Suite
Advanced Timing Closure Techniques for the Vivado Design Suite
Advanced Tools and Techniques of the Vivado Design Suite
Debugging Techniques Using Chipscope Pro tools
Designing FPGAs Using the Vivado Design Suite 1
Designing FPGAs Using the Vivado Design Suite 2
Designing FPGAs Using the Vivado Design Suite 3
Designing FPGAs Using the Vivado Design Suite 4
Designing with the 7 Series Families
Designing with the Agile Mixed Signal Solution
Designing with the Spartan-6 and Virtex-6 Families
Designing with the UltraScale and UltraScale+ Architectures
Designing with the Virtex-5 Family
Designing with the Virtex-6 Family
Essential Design with the PlanAhead Analysis and Design Tool
Essentials of 7 Series FPGAs (On-Demand)
Essentials of FPGA Design (ISE Design Suite)
Essentials of FPGA Design (Vivado)
FPGA Design with Vivado Design Suite: The Essentials
FPGA Power Optimization
FPGA Power User Breakfast
FPGAs for Managers
ISE Design Tool Flow
Improve Your Vivado Design Suite Productivity
UltraFast Design Methodology
Vivado Design Suite Advanced Design and Debug Techniques
Vivado Design Suite Advanced XDC and Static Timing Analysis for ISE Design Suite Users
Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology
Vivado Design Suite Hands-on Introductory Workshop
Vivado Design Suite Quick Refresher
Vivado Design Suite Tool Flow
Vivado Design Suite for ISE Project Navigator Users
Xilinx Partial Reconfiguration Tools and Techniques

Back to complete list

Mary-Ann Conly

Training Coordinator

Wondering Which Course to Take?

Download our learning path guide to find the right course level and topic for the next step in your career development.

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources

Upcoming Sessions

Jul 07–09

Designing with the Zynq UltraScale+ RFSoC

Jul 07–09

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

Jul 08–09

DSP Design Using System Generator

Jul 13–16

Introduction to Universal Verification Methodology (UVM)

Complete Course Schedule

Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies

PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.

Hardent Becomes Authorized Microchip Design Partner

FPGA design services and support from Hardent will enable Microchip customers to get their products to market more quickly.

Hardent Joins Forces with Maojet & Fujisoft To Expand Presence in Asia

We recently appointed Maojet Technology Corporation as our new IP representative for Taiwan, and Fujisoft as our new IP representative for Japan. We will be working closely with both companies to develop our IP business within these two key markets.

Upcoming Sessions

Jul 07–09

Designing with the Zynq UltraScale+ RFSoC

Jul 07–09

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

Jul 08–09

DSP Design Using System Generator

Jul 13–16

Introduction to Universal Verification Methodology (UVM)

Complete Course Schedule

Contact Hardent

Mary-Ann Conly

Training Coordinator

HardentMontreal

450 rue Saint-Pierre, suite 300

Montreal

,

QC

H2Y 2M9

Canada

T +1 (514) 284-5252

F +1 (514) 284-5052

First Name

Last Name

Title

Company

Phone

Email

City

Country

Subject

Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Having worked in the past with independent electronic design consultants, we appreciate Hardent’s quality, team work and timely service. The company has excellent project management skills, open communication, constant follow-up and a flexible approach. We have been working with Hardent for about two years now. Though initially I was not excited about outsourcing R&D, I feel that I can 100% count on Hardent, as they know their business well and they directed us toward good technical decisions.

Michel Bitar

R&D/ I.T Manager

Prodco International Inc.

More testimonials

Training Partners

Hardent © 2002-2020.

All rights reserved.

Privacy Policy

We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK