Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
Back to
Course scheduleCourse list

Advanced Hardware Debugging Techniques Using Vivado Design Suite

Learn how to debug your designs quickly and effectively using advanced debug techniques in the Vivado Design Suite.

This Xilinx training will show you how to use the debug tools in the Vivado® Design Suite to address advanced verification/debugging challenges.

As FPGA designs become increasingly more complex, designers continue to look for ways to reduce design and debug time. The powerful, yet easy-to-use, Vivado logic analyzer debug solution helps minimize the amount of time required for verification and debug.

This two-day course will not only introduce you to the cores and tools, and illustrate how to use the triggers effectively, but also show you effective ways to debug designs to enable you to reduce your overall design development time. Students will also learn about the benefits of debug using the in-system IBERT and the required steps for adding it to a design. This training will provide hands-on labs that demonstrate the Vivado debug tool, as well as IBERT and the serial transceiver built-in test features that can help validate the serial link.

Release date

May 29, 2020

Level

FPGA 3

Training duration

2 days

Price

USD 1600 or 16 Training Credits

Course Part Number

HDT-VLA2D-ILT

Who Should Attend?

System and logic designers who want to minimize verification and debug time

Prerequisites

  • Basic knowledge of the VHDL or Verilog language
  • Digital design knowledge
  • Familiarity with FPGA architecture

Software Tools

  • Vivado Design or System Edition 2020.1

Hardware

  • Architecture: N/A*
  • Demo boards: Zynq UltraScale+ MPSoC ZCU104 board

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Identify each Vivado IDE debug core and explain its purpose
  • Effectively utilize the Vivado logic analyzer
  • Implement the Vivado IDE debug cores using both the netlist insertion and HDL instantiation tool flows
  • Select effective test points in your design
  • Optimize design and core performance when debug cores are used
  • Execute various techniques for collecting data including
  • File storage
  • Script
  • Build custom triggers
  • Generate an IBERT design
  • Use serial I/O analyzer to verify a serial transceiver link
  • Use the Vivado debug cores in transceiver designs

Course Outline

  • Introduction to Vivado Logic Analyzer
  • Debug Cores – Overview
  • JTAG to AXI Master Core
  • Remote Debugging
  • Lab 1: Remote Debugging (Optional)
  • Netlist Insertion Flow
  • Lab 2: Inserting a Debug Core Using the Netlist Insertion Flow
  • HDL Instantiation Flow
  • Lab 3: Adding a Debug Core Using the HDL Instantiation Flow
  • Debug Flow in IP Integrator
  • Lab 4: Debugging Flow – IPI Block Design
  • Introduction to Triggering
  • Advanced Triggering
  • Lab 5: Triggering Using the Trigger State Machine
  • Capturing Data in Multiple Clock Domains
  • Lab 6: Sampling and Capturing Data in Multiple Clock Domains
  • Trigger and Debug at Device Startup
  • Vivado Debug Methodology
  • Lab 7: ECO Flow
  • Debugging Using TCL Commands
  • Lab 8: VIO Tcl Scripting
  • Transceiver Test and Debug
  • Lab 9: IBERT Design
  • Lab 10: Serial Transceiver Core Debugging

Please download the respective PDF of your course: *

  • Advanced_Hardware_Debugging_Techniques_Using_Vivado_Design_Suite_hdt-vla2d_2020-1_ilt_H

Enquire Now

Related Courses

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

View course

Advanced Timing Closure Techniques for the Vivado Design Suite

View course
Contact HardentContact me
Your Trainer, Rick
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Free Webinar

May 5 | 14:00 EST
Developing Algorithms for Versal ACAP: Optimization

Includes a live Q&A session with our trainer Reg Zatrepalek!

Upcoming Sessions
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Your Trainer, Rick
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Having worked in the past with independent electronic design consultants, we appreciate Hardent’s quality, team work and timely service. The company has excellent project management skills, open communication, constant follow-up and a flexible approach. We have been working with Hardent for about two years now. Though initially I was not excited about outsourcing R&D, I feel that I can 100% count on Hardent, as they know their business well and they directed us toward good technical decisions.

Michel Bitar
R&D/ I.T Manager
Prodco International Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy