Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
90+ Xilinx & Verification Courses
Learn from industry experts with real-world engineering experience
Back to
Course scheduleCourse list

Debugging Techniques Using the Vivado Logic Analyzer

This Xilinx training will show you how the Vivado debug tool can address advanced verification/debugging challenges.

As FPGA designs become increasingly more complex, designers continue look to reduce design and debug time. The powerful, yet easy-to-use Vivado logic analyzer debug solution helps minimize the amount of time required for verification and debug. This one-day course will not only introduce you to the cores and tools and illustrate how to use the triggers effectively, but also show you effective ways to debug designs-thereby decreasing your overall design development time. This training will provide hands-on labs that demonstrate how the Vivado debug tool can address advanced verification and debugging challenges.

Release date

December 2015

Level

FPGA 2

Training duration

1 day

Price

USD 800 or 8 Training Credits

Course Part Number

FPGA-VLA

Who Should Attend?

System and logic designers who want to minimize verification and debug time.

Prerequisites

  • Basic language concepts
  • Designing with VHDL or equivalent knowledge of VHDL
  • Designing with Verilog or equivalent knowledge of Verilog
  • Basic FPGA skills
  • Essentials of FPGA Design
  • Intermediate FPGA skills
  • Vivado Static Timing Analysis and Xilinx Design Constraints

Recommended Videos

  • Programming and Debug videos

Software Tools

  • Vivado Design or System System Edition 2015.3

Hardware

  • Architecture: N/A
  • Demo board: Kintex-7 FPGA KC705 board

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Identify each Vivado IDE debug core and explain its purpose
  • Effectively utilize the Vivado logic analyzer
  • Implement the Vivado IDE debug cores using both the netlist insertion and HDL instantiation tool flows
  • Select effective test points in your design
  • Optimize design and core performance when debug cores are used
  • Execute various techniques for collecting data including
  • File storage
  • Scripting
  • Building custom triggers

Course Outline

  • Introduction to the Vivado Logic Analyzer
  • Demo: JTAG-to-AXI Master Debug IP Transactions
  • Adding the Debug Cores - Netlist Insertion Flow
  • Lab 1: Inserting a Debug Core Using the Netlist Insertion Flow
  • Instantiating the Debug Cores - HDL Instantiation Flow
  • Lab 2: Adding a Debug Core Using the HDL Instantiation Flow
  • Debug Flow in IP Integrator
  • Lab 3: Debugging Flow - IPI Block Design
  • Triggering and Visualizing Data
  • Demo: Using Dashboards in the Vivado Logic Analyzer
  • Demo: Trigger on Startup
  • Tips and Tricks
  • Lab 4: Tips and Tricks
  • Scripting
  • Lab 5: VIO Tcl Scripting
  • Remote Access
  • Lab 6: Remote Access

Lab Descriptions

  • Lab 1: Inserting a Debug Core Using the Netlist Insertion Flow - Insert ILA cores into an existing synthesized netlist and debug a common problem.
  • Lab 2: Adding a Debug Core Using the HDL Instantiation flow - Build upon a provided design to create and instantiate a VIO core and observe its behavior using the Vivado logic analyzer.
  • Lab 3: Debugging Flow - IPI Block Design - Add an ILA IP core to a provided block design and connect nets to the core. Observe its behavior using the Vivado logic analyzer.
  • Lab 4: Tips and Tricks - Sample across multiple time domains and use advanced trigger and capture capabilities.
  • Lab 5: VIO Tcl Scripting - Configure automated analysis.
  • Lab 6: Remote Access - Use the Vivado logic analyzer to configure an FPGA, set up triggering, and view the sampled data from a remote location.

Special Comments

Please download the respective PDF of your course: *

  • Debugging_Techniques_using_the_Vivado_logic_Analyzer_fpga-vla-2015.3_ilt_H.pdf

* The course version can be found in the training registration form
Contact HardentContact me
Have a question?
Ask your trainer Reg
Linked-in

Course Schedule

  • Feb 28, 2020
    Coquitlam, BC
    Register
Canada Job Grant Program

The Canada Job Grant Program helps companies develop their employees’ skills through training. 

If your company is eligible, you could receive funds to help finance your next training course with Hardent.

Contact us for program details
Learn From Experts

We offer 90+ Xilinx and verification training courses to help you enhance your skills and keep up-to-date with the latest technology.

All our trainers are experts in their field and bring years of valuable real-world engineering experience to the classroom.

Find out more
Upcoming Sessions
Dec 17–19
Designing with VHDL
Register
Jan 08–09
Designing with the UltraScale and UltraScale+ Architectures
Register
Jan 13–16
SystemVerilog for Verification
Register
Jan 13–16
SystemVerilog for Verification
Register
Complete Course Schedule
Latest News
Contact Us
Hardent & Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem
New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More
FPGA Design Analysis Using the Vivado Design Suite
Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More
Hardent & WHDL Named PSS Training Provider For Breker Trek5 Tool Suite
New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.
More
Upcoming Sessions
Dec 17–19
Designing with VHDL
Register
Jan 08–09
Designing with the UltraScale and UltraScale+ Architectures
Register
Jan 13–16
SystemVerilog for Verification
Register
Jan 13–16
SystemVerilog for Verification
Register
Complete Course Schedule
Contact Hardent
Have a question?
Ask your trainer Reg
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2019.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK