Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
Back to
Course scheduleCourse list

Designing an Integrated PCI Express System

Learn how to implement a Xilinx PCI Express® core in custom applications to improve time to market with the PCIe® core design. The focus is on:
  • Constructing a Xilinx PCI Express system within the customer education reference design
  • Enumerating various Xilinx PCI Express core products
  • Identifying the advanced capabilities of the PCIe specification
This course also focuses on the AXI Streaming interconnect.

Release date

December 2014

Level

Connectivity 3

Training duration

2 days

Price

USD 1600 or 16 Training Credits

Course Part Number

CONN-PCIE

Who Should Attend?

  • Hardware designers who want to create applications using Xilinx IP cores for PCI Express
  • Software engineers who want to understand the deeper workings of the Xilinx PCI Express solution
  • System architects who want to leverage key Xilinx advantages related to performance, latency, and bandwidth in PCI Express applications

Prerequisites

  • Experience with PCIe specification protocol
  • Knowledge of VHDL or Verilog
  • Some experience with Xilinx implementation tools
  • Some experience with a simulation tool, preferably the Vivado simulator
  • Moderate digital design experience

Software Tools

  • Vivado Design Suite 2020.2

Hardware

  • Architecture: UltraScale™ and UltraScale+™ FPGAs
  • Demo board: Kintex® UltraScale FPGA KCU105 board

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Construct a basic PCIe system by:
  • Selecting the appropriate core for your application
  • Specifying requirements of an endpoint application
  • Connecting this endpoint with the core
  • Utilizing FPGA resources to support the core
  • Simulating the design
  • Identify the advanced capabilities of the PCIe specification protocol and feature set

Course Outline

  • Course Introduction
  • Xilinx PCI Express Solutions
  • Connecting Logic to the Core
  • PCIe Core Customization
  • Lab 1: Constructing the PCIe Core
  • Packet Formatting Details
  • Simulating a PCIe System Design
  • Lab 2: Simulating the PCIe Core
  • Endpoint Application Considerations
  • PCI Express in Embedded Systems
  • Lab 3: Using the PCI Express Core in IP Integrator
  • Application Focus: DMA
  • Lab 4: Exploring Xilinx DMA
  • Design Implementation and PCIe Configuration
  • Lab 5: Implementing the PCIe Design
  • Root Port Applications
  • Debugging and Compliance
  • Lab 6: Debugging the PCIe Design
  • Interrupts and Error Management
  • Course Summary

Lab Descriptions

  • Lab 1: Constructing the PCIe Core – This lab familiarizes you with the necessary flow for generating a Xilinx Integrated PCI Express Endpoint core from the IP catalog. You will select appropriate parameters and create the PCIe core used throughout the labs.
  • Lab 2: Simulating the PCIe Core – This lab demonstrates the timing and behavior of a typical link negotiation using the Vivado simulator. You will observe and capture transaction layer packets.
  • Lab 3: Using the PCI Express Core in IP Integrator – This lab familiarizes you with all the necessary steps and recommended settings to use the PCIe solutions in an IP integrator block design.
  • Lab 4: Exploring the Xilinx DMA – This lab familiarizes you with all the necessary steps to set up and perform DMA transfers.
  • Lab 5: Implementing the PCIe Design – This lab familiarizes you with all the necessary steps and recommended settings to turn the HDL source to a bitstream by using the Tandem configuration mode.
  • Lab 6: Debugging the PCIe Design – This lab illustrates how to use the Vivado logic analyzer to monitor the behavior of the core and a small endpoint application for proper operation.

Special Comments

Please download the respective PDF of your course: *

  • Designing_an_Integrated_PCI_Express_System_conn-pcie_2020-2_ilt_H.pdf

Enquire Now

Contact HardentContact me
Mary-Ann Conly
Training Coordinator

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Free Webinar

May 5 | 14:00 EST
Developing Algorithms for Versal ACAP: Optimization

Includes a live Q&A session with our trainer Reg Zatrepalek!

Upcoming Sessions
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Mary-Ann Conly
Training Coordinator
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy