Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
Back to
Course scheduleCourse list

DSP Design Using System Generator

2-day DSP design training course giving you the tools you need to start developing DSP designs.

Explore the Model Composer and System Generator tool and gain the expertise needed to develop advanced, low-cost DSP designs.

This course focuses on:
  • Implementing DSP functions using System Generator for DSP
  • Utilizing design implementation tools
  • Verifying through hardware co-simulation

Release date

December 2015

Level

DSP 3

Training duration

2 days

Price

USD 1600 or 16 Training Credits

Course Part Number

DSP-SYSGEN

Who Should Attend?

System engineers, system designers, logic designers, and experienced hardware engineers who are implementing DSP algorithms using the MathWorks MATLAB and Simulink software and want to use Xilinx System Generator for DSP design

Prerequisites

  • Experience with the MATLAB and Simulink software
  • Basic understanding of sampling theory

Software Tools

  • Vivado® Design Suite System Edition 2020.2
  • Model Composer and System Generator
  • Vitis HLS tool 2020.2
  • Vitis unified software platform 2020.2
  • MATLAB with Simulink software R2020b

Hardware

  • Architecture: 7 series and UltraScale™ FPGAs
  • Demo board: Kintex® UltraScale™ FPGA KCU105 board and Zynq® UltraScale+™ MPSoC ZCU104 board*

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Describe the System Generator design flow for implementing DSP functions
  • Identify Xilinx FPGA capabilities and implement a design from algorithm concept to hardware simulation
  • List various low-level and high-level functional blocks available in System Generator
  • Run hardware co-simulation
  • Identify the high-level blocks available for FIR and FFT designs
  • Implement multi-rate systems in System Generator
  • Integrate System Generator models into the Vivado IDE
  • Design a processor-controllable interface using System Generator for DSP
  • Generate IPs from C-based design sources using the Vitis HLS tool for use in the System Generator environment
  • Create and simulate designs using Model Composer

Course Outline

  • Introduction to System Generator
  • Simulink Software Basics
  • Lab 1: Using the Simulink Software
  • Basic Xilinx Design Capture
  • Demo: System Generator Gateway Blocks
  • Lab 2: Getting Started with Xilinx System Generator
  • Signal Routing
  • Lab 3: Signal Routing
  • Implementing System Control
  • Lab 4: Implementing System Control
  • Multi-Rate Systems
  • Lab 5: Designing a MAC-based FIR
  • Filter Design
  • Lab 6: Designing a FIR Filter Using the FIR Compiler Block
  • System Generator, Vivado Design Suite, and Vitis HLS Integration
  • Lab 7: System Generator and Vivado IDE Integration
  • DSP Platforms
  • Lab 8: System Generator and Vitis HLS Tool Integration
  • Lab 9: AXI-4 Lite Interface Synthesis
  • Introduction to Model Composer
  • Demo: Introduction to Model Composer
  • [OPTIONAL]: Importing C/C++ Code to Model Composer
  • [OPTIONAL]: Automatic Code Generation Using Model Composer
  • [OPTIONAL]: Lab 10: Model Composer and Vivado IDE Integration

Lab Descriptions

  • Lab 1: Using the Simulink Software - Learn how to use Simulink toolbox blocks and design a system. Understand the effect sampling rate.
  • Lab 2: Getting Started with Xilinx System Generator – Illustrates a DSP48-based design. Perform hardware co-simulation verification targeting a Xilinx evaluation board.
  • Lab 3: Signal Routing - Design padding and unpadding logic by using signal routing blocks.
  • Lab 4: Implementing System Control - Design an address generator circuit by using blocks and Mcode.
  • Lab 5: Designing a MAC-based FIR - Using a bottom-up approach, design a MAC-based bandpass FIR filter and verify through hardware co-simulation by using a Xilinx evaluation board.
  • Lab 6: Designing a FIR Filter Using the FIR Compiler Block or DAFIR Block - Design a bandpass FIR filter by using the FIR Compiler block to demonstrate increased productivity. Verify the design through hardware co-simulation by using a Xilinx evaluation board.
  • Lab 7: System Generator and Vivado IDE Integration - Embed System Generator models into the Vivado IDE.
  • Lab 8: System Generator and Vitis HLS Tool Integration - Generate IP from a C-based design to use with System Generator.
  • Lab 9: AXI4-Lite Interface Synthesis - Package a System Generator for DSP design with an AXI4-Lite interface and integrate this packaged IP into a Zynq UltraScale+ MPSoC processor system. Then create and debug the application project using the Vitis IDE.
  • Lab 10: Model Composer and Vivado IDE Integration - Embed a Model Composer model into the Vivado IDE.

Special Comments

*The ZCU104 board is required for the "AXI4-Lite Interface Synthesis" lab.

Please download the respective PDF of your course: *

  • DSP_Design_Using_System_Generator_dsp-sysgen_2020-2_ilt_H.pdf

Enquire Now

Contact HardentContact me
Your Trainer, Reg
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Free Webinar

May 5 | 14:00 EST
Developing Algorithms for Versal ACAP: Optimization

Includes a live Q&A session with our trainer Reg Zatrepalek!

Upcoming Sessions
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Your Trainer, Reg
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy