• Home
  • About Us
    • History
    • Mission
    • News
    • Calendar
    • Team
    • Partners
    • Case Studies
  • Careers
  • Blog
  • Contact Us
  • Twitter
  • Google+
  • LinkedIn
Xilinx & functional verification training
Taught by industry experts with real-world engineering experience
Back to
Course scheduleCourse list

Introduction to the Zynq All Programmable SoC Architecture

This course provides hardware and firmware engineers with the knowledge to effectively utilize a Zynq All Programmable System on a Chip (SoC). It covers the architecture of the ARM Cortex-A9 processor-based processing system (PS) and the integration of programmable logic (PL).

The course details the individual components that comprise the PS: I/O peripherals, timers, caching, DMA, interrupt, and memory controllers. Emphasis is placed on effective access and usage of the PS DDR controller from PL user logic, efficient PL-to-PS interfacing, and design techniques, tradeoffs, and advantages of implementing functions in the PS or the PL.
Release date
August 2016
Level
Embedded Hardware and Firmware 3
Training duration
1 day
Price
USD 800 or 8 Training Credits
Course Part Number
EMBD-INTROZARCH
Who Should Attend?
Hardware and firmware engineers who are interested in implementing a system on a chip using the Zynq All Programmable SoC and programmable logic.
Prerequisites
  • FPGA design experience
  • Completion of the Essentials of FPGA Design course or equivalent knowledge of Xilinx ISE software implementation tools
  • Basic understanding of C programming
  • Basic understanding of microprocessors
  • Some HDL modeling experience
Software Tools
  • Vivado Design or System Edition 2017.3
Hardware
  • Architecture: Zynq-7000 All Programmable SoC
  • Demo board: Zynq-7000 All Programmable SoC ZC702 or ZedBoard
Skills gained
After completing this comprehensive training, you will have the necessary skills to:
  • Describe the architecture and components that comprise the Zynq All Programmable SoC processing system (PS)
  • Evaluate a processing system (PS) and programmable logic (PL) AXI interface
  • Identify the configuration options for the Zynq All Programmable SoC
Course Outline
  • Zynq All Programmable SoC Overview {Lecture, Demo}
  • Zynq All Programmable SoC Application Processor Unit (APU) {Lecture, Lab}
  • Zynq All Programmable SoC Processor Input/Output Peripherals {Lecture, Demo}
  • Zynq All Programmable SoC PS-PL Interface {Lecture, Demo, Lab}
  • Zynq All Programmable SoC Booting {Lecture, Lab}
  • Zynq All Programmable SoC Memory Resources {Lecture, Demo}
Topic Descriptions
  • Zynq All Programmable SoC Overview {Lecture, Demo} – Provides a general overview of the Zynq All Programmable SoC.
  • Zynq All Programmable SoC Application Processor Unit (APU) {Lecture, Lab} – Explores the individual components that comprise the APU.
  • Zynq All Programmable SoC Processor Input/Output Peripherals {Lecture, Demo} – Introduces the components that comprise the IOP block of the Zynq device PS.
  • Zynq All Programmable SoC PS-PL Interface {Lecture, Demo, Lab} – Describes in detail the PS interconnect and how it affects PL architecture decisions.
  • Zynq All Programmable SoC Booting {Lecture, Lab} – Explains the boot process of the PC and configuration of the PL.
  • Zynq All Programmable SoC Memory Resources {Lecture, Demo} – Explains the operation of the on-chip (OCM) memory and various memory controllers located in the PS.
Special Comments
Please download the respective PDF of your course: *
  • Introduction_to_Zynq_7000_All_Programmable_SoC_Architecture_embd-introzarch_2017-3_ilt_H.pdf

Pre-Register

* The course version can be found in the training registration form

Course Schedule

  • Pre-Register
Contact HardentContact me

Mary-Ann Conly

Training Coordinator

Your first contact at Hardent for more information about our services

Located in Ontario?

Did you know that the Canada-Ontario Job Grant program provides companies with funding for training?

The program can cover up to 66.66 % of training costs, and all Hardent training courses are eligible as part of the program.

Find Out More

Latest News

March 14, 2018

New On-Demand SystemVerilog for Verification Training Course

Training is a valuable tool for engineering teams wanting to increase productivity, but sometimes there is simply not enough time or money available to travel to a classroom location. Hardent’s new on-demand SystemVerilog for Verification training course bridges this gap and provides students all-around flexibility in learning to use SystemVerilog technology in their verification process.
More
Upcoming Sessions
May 15–17
Embedded System Design for the Zynq UltraScale+ MPSoC
Register
May 15–18
SystemVerilog for Verification
Register
May 17–18
Zynq-7000 All Programmable SoC System Architecture
Register
May 17
FPGA Power User Breakfast
Register
Complete Course Schedule
Latest News
Contact Us

New On-Demand SystemVerilog for Verification Training Course

Training is a valuable tool for engineering teams wanting to increase productivity, but sometimes there is simply not enough time or money available to travel to a classroom location. Hardent’s new on-demand SystemVerilog for Verification training course bridges this gap and provides students all-around flexibility in learning to use SystemVerilog technology in their verification process.
More

Hardent IP Portfolio Supports New Features of HDMI 2.1 Specification

VESA DSC and Reed-Solomon FEC IP cores enable HDMI controller manufacturers and IP providers to quickly implement new features of HDMI 2.1 and support higher resolution displays.
More

CES 2018: The Latest In VESA DSC Video Compression Technology

For the fourth year running we will be kicking off the New Year in Las Vegas at the biggest tech event of the year: CES! Join us at the DisplayPort booth where we will be showcasing the very latest in video compression technology.
More
Upcoming Sessions
May 15–17
Embedded System Design for the Zynq UltraScale+ MPSoC
Register
May 15–18
SystemVerilog for Verification
Register
May 17–18
Zynq-7000 All Programmable SoC System Architecture
Register
May 17
FPGA Power User Breakfast
Register
Complete Course Schedule
Your first contact at Hardent for more information about our services
Contact Hardent

Mary-Ann Conly

Training Coordinator

HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052

Please fill out the form to contact me:

I would like to receive electronic communications from Hardent Inc. about new training courses, advancements in electronic design and information on Hardent's services. I am aware that I can withdraw my consent at any time. For further information, please refer to our privacy policy.

Having worked in the past with independent electronic design consultants, we appreciate Hardent’s quality, team work and timely service. The company has excellent project management skills, open communication, constant follow-up and a flexible approach. We have been working with Hardent for about two years now. Though initially I was not excited about outsourcing R&D, I feel that I can 100% count on Hardent, as they know their business well and they directed us toward good technical decisions.

Michel Bitar
R&D/ I.T Manager
Prodco International Inc.
More testimonials
Training Partners
Xilinx ATP Logo
WHDL logo
Hardent © 2002-2018.
All rights reserved.
  • Privacy Policy