Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
Back to
Course scheduleCourse list

Programmable Logic Architecture for the Versal ACAP

Learn about the Versal ACAP programmable logic architecture and design methodology.

This course helps you to learn about Versal™ ACAP programmable logic architecture and design methodology.

The emphasis of this course is on:
  • Reviewing the architecture of the Versal ACAP
  • Utilizing the hardened blocks available in the Versal architecture
  • Using the design tools and methodology provided by Xilinx to create complex systems
  • Describing the AI Engine concepts and their architectures
  • Enumerating the major components comprising the NoC architecture in the Versal ACAP
  • Configuring the NoC for efficient data movement
  • Performing system-level simulation and debugging


Hardent also offers the embedded processor focused training. This 2-day training course provides designers a detailed description of the Versal ACAP embedded processor architecture and design methodology.
  • Embedded Processor Architecture for the Versal ACAP

Release date

December 2020

Level

ACAP 1

Training duration

3 days

Price

USD 2700 or 27 Training Credits

Course Part Number

HDT-ACAP-ARCH-HW

Who Should Attend?

Firmware and hardware developers, system architects, and anyone who wants to learn about the programmable logic architecture of the Xilinx Versal ACAP device

Prerequisites

  • Hardware development flow with the Vivado® Design Suite
  • Basic knowledge of UltraScale™/UltraScale+™ FPGAs

Software Tools

  • Vivado Design Suite 2020.2

Hardware

  • Architecture: Xilinx Versal ACAPs

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Describe the Versal ACAP architecture at a high level
  • Describe the various engines in the Versal ACAP device
  • Use the various blocks from the Versal architecture to create complex systems
  • Perform system-level simulation and debugging
  • Identify and apply different design methodologies
  • Identify the major network on chip components in the Versal ACAP
  • Include the necessary components to access the NoC from the PL
  • Configure connection QoS for efficient data movement

Course Outline

  • Introduction - Talks about the need for Versal devices and gives an overview of the different Versal families. {Lecture}
  • Architecture Overview - Provides a high-level overview of the Versal architecture, illustrating the various engines available in the Versal architecture. {Lecture}
  • Design Tool Flow - Maps the various engines in the Versal architecture to the tools required and describes how to target them for final image assembly. {Lecture, Lab}
  • Adaptable Engines (PL) - Describes the logic resources available in the Adaptable Engine. {Lecture}
  • Select IO Resources - Describes the I/O bank, SelectIO™ interface, and I/O delay features. {Lecture}
  • Clocking Architecture - Discusses the clocking architecture, clock buffers, clock routing, clock management functions, and clock de-skew. {Lecture, Lab}
  • DSP Engine - Describes the DSP58 slice and compares the DSP58 slice with the DSP48 slice. DSP58 modes are also covered in detail. {Lecture}
  • AI Engine - Discusses the AI Engine array architecture, terminology, and AIE interfaces. {Lecture}
  • NoC Introduction and Concepts - Covers the reasons to use the network on chip, its basic elements, and common terminology. {Lecture, Lab}
  • NoC Architecture - Provides the first deep dive into the sub-blocks of the NoC and how they are used. Describes how the NoC is accessed from the programmable logic. {Lecture}
  • NoC DDR Memory Controller - The integration between the NoC pathways and the DDR memory controllers must be understood to have efficient data movement on and off chip. This discussion of the NoC's DDR memory controller blocks provides the background for properly selecting and configuring DDR memory and the memory controller for effective use. {Lecture}
  • NoC Performance Tuning - Synthesizes everything about the NoC and its DDRMCs, illustrating how to fine tune the NoC for the best performance. {Lecture, Lab}
  • Device Memory - Describes the available memory resources, such as block RAM, UltraRAM, LUTRAM, embedded memory, OCM, and DDR. The integrated memory controllers are also covered. {Lecture}
  • Programming Interfaces - Reviews the various programming interfaces in the Versal ACAP. {Lecture}
  • PCI Express and CCIX - Provides an overview of the CCIX PCIe module and describes the PL and CPM PCIe blocks. {Lecture, Lab}
  • Serial Transceivers - Describes the transceivers in the Versal ACAP. {Lecture}
  • Power and Thermal Solutions - Discusses the power domains in the Versal ACAP as well as power optimization and analysis techniques. Thermal design challenges are also covered. {Lecture}
  • Debugging - Covers the Versal ACAP debug interfaces, such as the test access port (TAP), debug access port (DAP) controller, and high-speed debug port (HSDP). {Lecture}
  • System Simulation - Explains how to perform system-level simulation in a Versal ACAP design. {Lecture, Lab}
  • System Design Methodology - Reviews the Xilinx-recommended methodology for designing a system. {Lecture}
  • System Design Migration - Describes how different users will leverage tools and processes to migrate their designs to the Versal ACAP devices. {Lecture}

Please download the respective PDF of your course: *

  • Programmable_Logic_Architecture_for_the_Versal_ACAP_hdt-acap-arch-hw_2020-2_ilt_H.pdf

Enquire Now

Related Courses

Embedded Processor Architecture for the Versal ACAP

View course

Designing with the Versal ACAP: Network on Chip

View course

Designing with Versal AI Engine 1: Architecture and Design Flow

View course
Contact HardentContact me
Your Trainer, Rick
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Free Webinar

May 5 | 14:00 EST
Developing Algorithms for Versal ACAP: Optimization

Includes a live Q&A session with our trainer Reg Zatrepalek!

Upcoming Sessions
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Your Trainer, Rick
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy