Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
90+ Xilinx & Verification Courses
Learn from industry experts with real-world engineering experience
Back to
Course scheduleCourse list

Zynq SoC System Architecture

Zynq training course covering the main features and benefits of the Zynq device architecture.

The Xilinx Zynq System on a Chip (SoC) provides a new level of system design capabilities. This course, available in-person or online, provides system architects with the knowledge to effectively architect a Zynq SoC.

This course presents the features and benefits of the Zynq architecture for making decisions on how to best architect a Zynq SoC project. It covers the architecture of the ARM Cortex-A9 processor-based processing system (PS) and the connections to the programmable logic (PL) at a sufficiently deep level that a system designer can successfully and effectively utilize the Zynq SoC.

The course details the individual components that comprise the PS: I/O peripherals, timers, caching, DMA, interrupt, and memory controllers. Emphasis is placed on effective access and usage of the PS DDR controller from PL user logic, efficient PL-to-PS interfacing, and design techniques, tradeoffs, and advantages of implementing functions in the PS or the PL.

Release date

August 2016

Level

Embedded Hardware 3

Training duration

2 days

Price

USD 1600 or 16 Training Credits

Course Part Number

EMBD-ZSA

Who Should Attend?

System architects who are interested in architecting a system on a chip using the Zynq SoC.

Prerequisites

  • Digital system architecture design experience
  • Basic understanding of microprocessor architecture
  • Basic understanding of C programming
  • Basic HDL modeling experience

Software Tools

  • Vivado Design or System Edition 2018.1

Hardware

  • Architecture: Zynq-7000 SoC
  • Demo board: Zynq-7000 SoC ZC702 or ZedBoard*

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Describe the architecture and components that comprise the Zynq SoC processing system (PS)
  • Relate a user design goal to the function, benefit, and use of the Zynq SoC
  • Effectively select and design an interface between the Zynq PS and programmable logic (PL) that meets project goals
  • Analyze the tradeoffs and advantages of performing a function in software versus PL

Course Outline

  • Overview {Demo}
  • Application Processor Unit (APU) {Lab}
  • Neon Co-Processor
  • Input/Output Peripherals {Demo}
  • Low-Speed Peripherals: Overview {Lab}
  • Low-Speed Peripherals: UART {Demo}
  • Low-Speed Peripherals: CAN {Demo}
  • Low-Speed Peripherals: I2C
  • Low-Speed Peripherals: SD/SDIO
  • Low-Speed Peripherals: GPIO
  • High-Speed Peripherals: USB
  • High-Speed Peripherals: Gigabit Ethernet {Lab}
  • DMA Controller (DMAC) {Lab}
  • DMA: Introduction and Features
  • DMA: Block Design and Interrupts
  • DMA: Read and Write
  • AXI: Introduction
  • AXI: Variations
  • AXI: Transactions {Demo, Lab}
  • PS-PL Interface {Demo, Lab}
  • Booting {Lab}
  • Memory Resources {Demo}
  • Meeting Performance Goals {Lab}
  • Hardware Design {Lecture}
  • Software Design {Demo, Lab}
  • Debugging {Lab}
  • Tools and Reference Designs

Topic Descriptions

  • Overview – Provides a general overview of the Zynq SoC.
  • Application Processor Unit (APU) – Explores the individual components that comprise the APU.
  • Neon Co-Processor – Describes the Neon co-processor that is the companion to each Cortex-A9 processor.
  • Input/Output Peripherals – Introduces the components that comprise the IOP block of the Zynq device PS.
  • Low-Speed Peripherals: Overview – Introduces the low-speed peripherals in the Zynq SoC.
  • Low-Speed Peripherals: UART – Introduces the UART low-speed peripheral.
  • Low-Speed Peripherals: CAN – Introduces the CAN low-speed peripheral.
  • Low-Speed Peripherals: I2C – Introduces the I2C low-speed peripheral.
  • Low-Speed Peripherals: SD/SDIO – Introduces the SD/SDIO low-speed peripheral.
  • Low-Speed Peripherals: GPIO – Introduces the GPIO low-speed peripheral.
  • High-Speed Peripherals: USB – Introduces the USB high-speed peripheral.
  • High-Speed Peripherals: Gigabit Ethernet – Introduces the Gigabit Ethernet high-speed peripheral.
  • DMA Controller (DMAC) – Explores the operation of the DMAC, which is located in the APU.
  • DMA: Introduction and Features – Introduces the direct memory access controller.
  • DMA: Block Design and Interrupts – Introduces the DMA block design and the DMA interrupts.
  • DMA: Read and Write – Introduces the concepts behind DMA reading and writing.
  • AXI: Introduction – Introduces the AXI protocol.
  • AXI: Variations – Describes the differences and similarities among the three primary AXI variations.
  • AXI: Transactions – Describes different types of AXI transactions.
  • PS-PL Interface – Describes in detail the PS interconnect and how it affects PL architecture decisions.
  • Booting – Explains the boot process of the PC and configuration of the PL.
  • Memory Resources – Explains the operation of the on-chip (OCM) memory and various memory controllers located in the PS.
  • Meeting Performance Goals – Focuses on Zynq device performance, including DDR access from the PL, DMA considerations, and power control and reduction techniques.
  • Hardware Design – Discusses the use and configuration of the PS in a hardware design.
  • Software Design – Explores the software side of the Zynq device.
  • Debugging – Introduces debug tools and methodology on the Zynq SoC.
  • Tools and Reference Designs – Describes Xilinx-provided reference design platforms, use cases, and third-party operating systems and tools for the Zynq SoC.

Special Comments

*The listed course price is for the in-person training. The cost of the online training is $2000 or 20 Training Credits and includes a ZedBoard that is yours to keep after the training is completed. If you already own a ZedBoard, the overall cost of the online training remains at $1600 or 16 Training Credits.

Please download the respective PDF of your course: *

  • Zynq_SoC_System_Architecture_embd-zsa_2018-1_ilt_H.pdf
  • Zynq_SoC_System_Architecture_Online_embd-zsa-online_2018-1_ilt_H.pdf

Enquire Now

* The course version can be found in the training registration form
Contact HardentContact me
Have a question?
Ask your trainer Reg
Linked-in

Course Schedule

  • Enquire Now
Canada Job Grant Program

The Canada Job Grant Program helps companies develop their employees’ skills through training. 

If your company is eligible, you could receive funds to help finance your next training course with Hardent.

Contact us for program details
Learn From Experts

We offer 90+ Xilinx and verification training courses to help you enhance your skills and keep up-to-date with the latest technology.

All our trainers are experts in their field and bring years of valuable real-world engineering experience to the classroom.

Find out more
Upcoming Sessions
Dec 17–19
Designing with VHDL
Register
Jan 08–09
Designing with the UltraScale and UltraScale+ Architectures
Register
Jan 13–16
SystemVerilog for Verification
Register
Jan 13–16
SystemVerilog for Verification
Register
Complete Course Schedule
Latest News
Contact Us
Hardent & Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem
New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More
FPGA Design Analysis Using the Vivado Design Suite
Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More
Hardent & WHDL Named PSS Training Provider For Breker Trek5 Tool Suite
New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.
More
Upcoming Sessions
Dec 17–19
Designing with VHDL
Register
Jan 08–09
Designing with the UltraScale and UltraScale+ Architectures
Register
Jan 13–16
SystemVerilog for Verification
Register
Jan 13–16
SystemVerilog for Verification
Register
Complete Course Schedule
Contact Hardent
Have a question?
Ask your trainer Reg
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2019.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK