Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
Back to
Course scheduleCourse list

Zynq UltraScale+ MPSoC for the Software Developer

2-day overview of the Zynq UltraScale+ MPSoC family specifically designed for software developers.

This course provides software developers with an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC family from a software development perspective.

The emphasis is on:
  • Reviewing the catalog of OS implementation options, including hypervisors, and various Linux implementations
  • Booting and configuring a system
  • Applying various power management techniques for the Zynq UltraScale+ MPSoC family

Release date

February 2016

Level

Embedded Software 3

Training duration

2 days

Price

USD 1600 or 16 Training Credits

Course Part Number

EMBD-ZUPSW

Who Should Attend?

Software developers interested in understanding the OS and other capabilities of the Zynq UltraScale+ MPSoC device.

Prerequisites

  • General understanding of embedded and real-time operating systems
  • Familiarity with issues related to implementing a complex embedded system

Software Tools

  • Vivado® Design Suite 2021.2
  • Vitis™ unified software platform 2021.2
  • Hardware emulation environment:
  • VirtualBox
  • QEMU
  • Ubuntu desktop
  • PetaLinux

Hardware

  • Zynq UltraScale+ MPSoC ZCU104 board

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Distinguish between asymmetric multiprocessing (AMP) and symmetric multiprocessing (SMP) environments
  • Identify situations when the Arm® TrustZone technology and/or a hypervisor should be used
  • Effectively use power management strategies and leverage the capabilities of the platform management unit (PMU)
  • Define the boot sequences appropriate to the needs of the system
  • Define the underlying implementation of the application processing unit (APU) and real-time processing unit (RPU) to make best use of their capabilities

Course Outline

  • Day 1
    • Application Processing Unit - Introduction to the members of the APU, specifically the Cortex™-A53 processor and how the cluster is configured and managed. {Lecture, Lab}
    • Real-Time Processing Unit - Focuses on the real-time processing module (RPU) in the PS, which is comprised of a pair of Cortex processors and supporting elements. {Lectures, Demo, Lab}
    • Arm® TrustZone Technology - Illustrates the use of the Arm® TrustZone technology. {Lecture}
    • QEMU - Introduction to the Quick Emulator, which is the tool used to run software for the Zynq UltraScale+ MPSoC device when hardware is not available. {Lecture, Demo, Lab}
    • HW-SW Virtualization - Covers the hardware and software elements of virtualization. The lab demonstrates how hypervisors can be used. {Lecture, Demo, Lab}
    • MultiProcessor Software Architecture - Focuses on how multiple processors can communicate with each other using both software and hardware techniques. {Lecture}
    • Xen Hypervisor - Description of generic hypervisors and discussion of some of the details of implementing a hypervisor using Xen. {Lecture, Demo, Lab} (Pairs with OpenAMP, but not SMP)
    • OpenAMP - Discusses how the OpenAMP framework can be used to construct systems containing both Linux and Standalone applications within the APU. {Lecture, Lab} (Pairs with the Xen Hypervisor, but not SMP)
    • Linux - Describes how to configure Linux to manage multiple processors. {Lecture, Demo}
  • Day 2
    • Yocto - Compares and contrasts the kernel building methods between a "pure" Yocto build and the PetaLinux build (which uses Yocto "under-the-hood"). {Lecture, Demo, Lab}
    • Open Source Library (Linux) {Lecture, Demo, Lab}
    • FreeRTOS - Overview of FreeRTOS with examples of how it can be used. {Lecture, Demo, Lab}
    • Software Stack - Introduction to what a software stack is and a number of stacks used with the Zynq UltraScale+ MPSoC. Lecture, Demo}
    • PMU - Introduction to the concepts of power requirements in embedded systems and the Zynq UltraScale+ MPSoC. {Lecture, Lab}
    • Power Management - Overview of the PMU and the power-saving features of the device. {Lecture, Lab}
    • Booting - How to implement the embedded system, including the boot process and boot image creation. Also how to detect a failed boot. {Lectures, Lab}
    • First Stage Boot Loader - Demonstrates the process of developing, customizing, and debugging this mandatory piece of code. {Lecture, Demo}

Enquire Now

Related Courses

Embedded System Design for the Zynq UltraScale+ MPSoC

View course

Embedded Design with PetaLinux Tools

View course
Contact HardentContact me
Your Trainer, Reg
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Free Webinar

May 5 | 14:00 EST
Developing Algorithms for Versal ACAP: Optimization

Includes a live Q&A session with our trainer Reg Zatrepalek!

Upcoming Sessions
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Your Trainer, Reg
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy