• Home
  • About Us
    • History
    • Mission
    • News
    • Calendar
    • Team
    • Partners
    • Case Studies
  • Careers
  • Blog
  • Contact Us
  • Twitter
  • Google+
  • LinkedIn
Xilinx & Functional Verification Training
Learn from industry experts with real-world engineering experience
Back to
Course scheduleCourse list

Zynq UltraScale+ MPSoC for the Software Developer

This two-day course is structured to provide software developers with a catalog of OS implementation options, including hypervisors, various Linux implementations, booting and configuring a system, and power management for the Zynq UltraScale+ MPSoC family.
Release date
February 2016
Level
Embedded Software 3
Training duration
2 days
Price
USD 1600 or 16 Training Credits
Course Part Number
EMBD-ZUPSW
Who Should Attend?
Software developers interested in understanding the OS and other capabilities of the Zynq UltraScale+ MPSoC device.
Prerequisites
  • General understanding of embedded and real-time operating systems
  • Familiarity with issues related to implementing a complex embedded system
Software Tools
  • Vivado Design Suite 2018.1
  • May require special Zynq UltraScale+ MPSoC family license
  • Hardware emulation environment:
  • VirtualBox
  • QEMU
  • Ubuntu desktop
  • PetaLinux
Hardware
  • Host computer for running the above software
Skills gained
After completing this comprehensive training, you will have the necessary skills to:
  • Distinguish between asymmetric multi-processing (AMP) and symmetric multi-processing (SMP) environments
  • Identify situations when the ARM TrustZone technology and/or a hypervisor should be used
  • Effectively use power management strategies and leverage the capabilities of the platform management unit (PMU)
  • Define the boot sequences appropriate to the needs of the system
  • Define the underlying implementation of the application processing unit (APU) and real-time processing unit (RPU) to make best use of their capabilities
Course Outline
  • Zynq UltraScale+ MPSoC Application Processing Unit {Lecture, Lab}
  • Zynq UltraScale+ MPSoC Real-Time Processing Unit {Lecture, Demo, Lab}
  • ARM TrustZone Technology {Lecture}
  • QEMU {Lecture, Demo, Lab}
  • Zynq UltraScale+ MPSoC HW-SW Virtualization {Lecture, Demo, Lab}
  • MultiProcessor Software Architecture {Lecture}
  • Hypervisor {Lecture, Demo, Lab} (pairs with OpenAMP, but not SMP)
  • OpenAMP {Lecture, Lab} (pairs with the Hypervisor, but not SMP)
  • Linux {Lecture, Demo}
  • Yocto {Lecture, Demo, Lab}
  • Open Source Library (Linux) {Lecture, Demo, Lab}
  • FreeRTOS {Lecture, Demo, Lab}
  • Zynq UltraScale+ MPSoC Software Stack {Lecture, Demo}
  • Zynq UltraScale+ MPSoC PMU {Lecture, Lab}
  • Zynq UltraScale+ MPSoC Power Management {Lecture, Lab}
  • Zynq UltraScale+ MPSoC Booting {Lecture, Lab}
  • First Stage Boot Loader {Lecture, Demo, Lab}
Topic Descriptions
  • Zynq UltraScale+ MPSoC Application Processing Unit – Introduction to the members of the APU, specifically the Cortex-A53 processor and how the cluster is configured and managed.
  • Zynq UltraScale+ MPSoC Real-Time Processing Unit – Introduction to the various elements within the RPU and different modes of configuration.
  • ARM TrustZone Technology – Illustrates the use of the ARM TrustZone technology.
  • QEMU – Introduction to the Quick Emulator, which is the tool used to run software for the Zynq UltraScale+ MPSoC device when hardware is not available.
  • Zynq UltraScale+ MPSoC HW-SW Virtualization – Covers the hardware and software elements of virtualization. The lab demonstrates how hypervisors can be used.
  • MultiProcessor Software Architecture – Introduces several potential architectures and illustrate the strengths of each.
  • Xen Hypervisor – Description of generic hypervisors and discussion of some of the details of implementing a hypervisor using Xen.
  • OpenAMP – Introduction to the concept of OpenAMP.
  • Linux – Discussion and examples showing how to configure Linux to manage multiple processors.
  • Yocto – Compares and contrasts the kernel building methods between a "pure" Yocto build and the PetaLinux build (which uses Yocto "under-the-hood").
  • Open Source Library – Introduction to open-source Linux and the effort and risk-reducing PetaLinux tools.
  • FreeRTOS – Overview of FreeRTOS with examples of how it can be used.
  • Zynq UltraScale+ MPSoC Software Stack – Introduction to what a software stack is and a number of stacks used with the Zynq UltraScale+ MPSoC.
  • Zynq UltraScale+ MPSoC PMU – Investigation into the the tools and techniques for debugging a Zynq UltraScale+ MPSoC device.
  • Zynq UltraScale+ MPSoC Power Management – Overview of the PMU and the power-saving features of the device.
  • Zynq UltraScale+ MPSoC Booting – How to implement the embedded system, including the boot process and boot image creation.
  • First Stage Boot Loader – Introduction to the FSBL, its importance, and how it can be implemented and debugged.
Please download the respective PDF of your course: *
  • Zynq_UltraScale_MPSoC_Software_Developer_embd-zupsw_2018-1_ilt_H.pdf

Enquire Now

* The course version can be found in the training registration form

Course Schedule

  • Enquire Now
Contact HardentContact me

Mary-Ann Conly

Training Coordinator

Located in Ontario?

Did you know that the Canada-Ontario Job Grant program provides companies with funding for training?

The program can cover up to 66.66 % of training costs, and all Hardent training courses are eligible as part of the program.

Find Out More

Latest News

January 31, 2019

Hardent and Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem

New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More
December 6, 2018

FPGA Design Analysis Using the Vivado Design Suite

Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More
Upcoming Sessions
Feb 19–20
C-based Design - High-Level Synthesis with the Vivado HLx Tool
Register
Feb 19–21
SystemVerilog for Design
Register
Feb 21–22
Designing with the UltraScale and UltraScale+ Architectures
Register
Feb 22
SDSoC Development and Methodology (SDSoC license Included)
Register
Complete Course Schedule
Latest News
Contact Us

Hardent and Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem

New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More

FPGA Design Analysis Using the Vivado Design Suite

Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More

Hardent & Willamette HDL Named by Breker Verification Systems As PSS Training Provider For Trek5 Tool Suite

New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.
More
Upcoming Sessions
Feb 19–20
C-based Design - High-Level Synthesis with the Vivado HLx Tool
Register
Feb 19–21
SystemVerilog for Design
Register
Feb 21–22
Designing with the UltraScale and UltraScale+ Architectures
Register
Feb 22
SDSoC Development and Methodology (SDSoC license Included)
Register
Complete Course Schedule
Contact Hardent

Mary-Ann Conly

Training Coordinator

HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052

I would like to receive electronic communications from Hardent Inc. about new training courses, advancements in electronic design and information on Hardent's services. I am aware that I can withdraw my consent at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Training Partners
Xilinx ATP Logo
WHDL logo
Hardent © 2002-2019.
All rights reserved.
  • Privacy Policy