• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent to Showcase the Industry’s First VESA DSC Encoder/Decoder IPs at CES 2015

December 12, 2014

CES participants will be able to see how Hardent’s encoder/decoder IPs enable manufacturers to quickly integrate VESA DSC technology into ultra high-definition products.

Hardent will showcase the first ever public demonstration of VESA Display Stream Compression (DSC) encoder and decoder IPs at the VESA DisplayPort booth during CES 2015. Electronics manufacturers will have the opportunity to see firsthand how these ready-made IP solutions can assist with accelerating VESA DSC adoption, simplifying interoperability, and leveraging current industry transport mechanisms.

The growing trend for higher resolution displays in smart phones, tablets, and ultra-high definition television brings additional challenges for electronics manufacturers, as high-throughput video needs to be carried between device’s components. Released in April 2014, the VESA Display Stream Compression (DSC) Standard applies visually lossless video compression between the application processor and the display sub-system inside devices, allowing manufacturers to leverage current industry transport mechanisms such as MIPI® DSI and VESA DisplayPort™.

Hardent’s VESA DSC-compliant encoder and decoder IPs are the first of their kind on the market and provide companies with a ready-made IP core to assist with the quick adoption of the VESA DSC standard. “The advantages of adopting the VESA DSC standard are numerous”, says Alain Legault, Principal at Hardent. “We invite CES attendees to come and see VESA DSC video compression in action.”

Visit the VESA DisplayPort booth (#20624, South Hall #1, ground level) for the chance to see a demonstration of Hardent’s real-time video compression IPs. Arrange a private demonstration of the VESA Display Stream Compression (DSC) encoder/decoder IPs at CES 2015 by contacting Hardent today.

About Hardent
Hardent is an electronic design company providing IPs, electronic design services, training solutions, and management consulting, to leading electronics equipment and component manufacturers throughout the world. As a member of VESA’s DSC Task Group, the company has played an active role in developing the latest standards in real-time video compression and display technology. Hardent’s team of electronic design engineers and consultants has extensive experience in video-related projects, focusing on different aspects of the industry including video connectivity, transport, codecs and processing. Find out more about Hardent’s ASIC and FPGA design work for the video industry.

 

Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Jan 26–28
Designing with the Zynq UltraScale+ RFSoC
Register
Jan 26–28
Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology
Register
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK