Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent Launches New DisplayPort 1.4 Forward Error Correction IP Cores

July 28, 2016

New products allow semiconductor manufacturers and IP vendors to take advantage of DisplayPort 1.4’s new VESA DSC (Display Stream Compression) feature to achieve higher resolution displays.

Hardent, a VESA® member and provider of IP products, has today announced the availability of new DisplayPort™ 1.4 Forward Error Correction (FEC) encoder and decoder IP cores. These IP products will enable semiconductor and IP vendors to quickly create DisplayPort 1.4-compatible transmitter and receiver interfaces for integration in applications transporting High Dynamic Range (HDR) and 8K video across the DisplayPort interface.

With the growing demand for products supporting multiple ultra high-definition external displays over a unified transport link, there is a need for compression in order to transport more data over existing display interfaces, such as VESA DisplayPort. In March 2016, the Video Electronics Standards Association (VESA) introduced DisplayPort 1.4, which takes advantage of VESA DSC 1.2, a visually lossless video compression algorithm that increases the DisplayPort data transfer capacity without changing the link speed.

Equipped with DSC’s video bandwidth reduction, DisplayPort 1.4 enables the transport of multiple ultra high-definition video streams across a single DisplayPort interface for computer graphics, external displays, VR headset displays, and hubs. When DisplayPort Alt Mode is used on USB Type-C™ connections, the freed bandwidth can be used by other peripherals such as storage and networking units.

The DisplayPort 1.4 standard also specifies a new Forward Error Correction algorithm to ensure reliable, error-free video transport. “As the integrity of compressed video images can be affected by transmission errors, Forward Error Correction, when combined with DSC 1.2 transport, is used to correct link errors and ensure a glitch-free visual experience,” explains Bill Lempesis, Executive Director of VESA. “We are pleased to see that Hardent is offering IP solutions supporting DisplayPort 1.4’s key new features.”

Hardent’s DisplayPort 1.4 FEC IP cores are an extension to the company’s existing VESA DSC IP offering. “By delivering verified and interoperable IP cores, we enable vendors to quickly incorporate DisplayPort 1.4 into their products with significantly less risk and effort.” states Alain Legault, VP IP Products at Hardent.

For more information about Hardent’s DisplayPort 1.4 FEC IP cores, consult Hardent’s IP products page.

FEC Simple Block Diagram
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Alain Legault
Vice President IP Products
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Having worked in the past with independent electronic design consultants, we appreciate Hardent’s quality, team work and timely service. The company has excellent project management skills, open communication, constant follow-up and a flexible approach. We have been working with Hardent for about two years now. Though initially I was not excited about outsourcing R&D, I feel that I can 100% count on Hardent, as they know their business well and they directed us toward good technical decisions.

Michel Bitar
R&D/ I.T Manager
Prodco International Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy