• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent to Deliver Advanced FPGA Verification Automation Seminars

June 10, 2013

The complimentary seminars about various FPGA verification methodologies demonstrate how to use automation tools to accelerate design verification flow

Hardent has announced a collaboration with Electro-Source, Mentor Graphics and Xilinx to present two Advanced FPGA Verification seminars. These seminars will cover topics in verification automation, including FPGA assertions, coverage and UVM Express, using the Questa® Advanced Simulator and ModelSim® products.

The seminars, aimed at FPGA designers, verification engineers and team leaders, will introduce new trends in FPGA verification methodologies and expand upon the uses of Vivado® design flows. With the continued growing complexity of FPGAs, design verification flow has never been more essential to the design process. Thus, FPGA professionals have a greater reliance on verification automation technologies.

“In today’s environment, verifying a design is the most challenging task. While it is one of the major bottlenecks in meeting project deadlines, these efforts cannot be compromised,” said Hardent President Simon Robin, “With more automation comes better results.” The seminars will cover the benefits of the FPGA verification process and Vivado design flows, as presented by a Hardent FPGA specialist. Other topics covered will include methods to reduce time-to-market and how to build effective testbench infrastructure, as well as tips to implement automation into your FPGA verification process.

The two seminars will take place on June 11 and 13, 2013 in Waterloo and Ottawa, respectively. For information about the seminar schedule, please check the attached document. Register here for the FPGA verification seminars. If you are unable to attend or would like to learn more about FPGA verification, check Hardent’s functional verification training courses.

About Hardent

Hardent is a professional services firm providing training, engineering and management consulting to leading worldwide electronics equipment and component manufacturers. Hardent’s experts cultivate innovation in electronics, especially with ASICs, FPGAs, DSPs, embedded software and system design. Hardent consultants are trusted advisers in developing high-complexity products, improving engineering processes, enhancing the team’s skills and accelerating products’ time-to-market.

 

Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Mar 15–18
Introduction to UVM
Register
Mar 16–18
Embedded System Design for the Zynq UltraScale+ MPSoC
Register
Mar 17–18
Xilinx Partial Reconfiguration Tools and Techniques
Register
Mar 22–23
Designing with the Versal ACAP: Programmable Logic Architecture and Methodology
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy