Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
Back to
News from Hardent

Hardent Training for Xilinx PlanAhead™ Classes Fill Rapidly

June 20, 2011

Hardent Electronic Design Services Offers Essential and Advanced Xilinx PlanAhead™ FPGA Training Courses

Hardent, an electronic design services company, reported today that its popular PlanAhead™ training courses scheduled for late June have filled up at record pace. With three weeks before the scheduled start, one of two Xilinx PlanAhead™ Essential courses have already sold out, and its PlanAhead™ Advanced training sessions are also near capacity. Designed for FPGA designers, system architects, and system engineers, Xilinx PlanAhead™ Training assists you make tradeoffs between RTL Coding and Synthesis and Implementation, with extensive design exploration and analysis features. .

“Xilinx PlanAhead™ is the core of the ISE implementation tools, and these courses are the ultimate groundwork for creating and verifying RTL designs in either Verilog or VHDL, including access to the Xilinx IP catalog through CORE Generator integration,” said Simon Robin, CEO and founder of Hardent. “This would explain the high demand.”

PlanAhead™ training courses will focus on managing design performance, planning I/O pin layouts, and implementing by using the PlanAhead™ software tool. Topics in the Essential course include tool overviews, running Design Rule Check (DRC) and Simultaneous Switching Noise (SSN) analyses of pin assignments, design and timing analysie, creating cores, and completing synthesis and implementation with the PlanAhead™ tool. FPGA designers will learn to increase design performance and achieve repeatable performance by using the PlanAhead™ software tool. Topics in the Advanced course include synthesis and project tips, design analysis, creating a floorplan, improving performance with area constraints and Pblocks, design debugging with the ChipScope™ Pro tool, and design preservation with partitions.

The PlanAhead™ Essential course dates are scheduled for June 27th in New England and June 28th in Burlington, MA. The PlanAhead™ Advanced sessions are June 29th-30th in Burlington, MA. For more information on PlanAhead™ and other FPGA courses, please visit the Hardent training course schedule.

About Hardent Electronic Design Services

Hardent is a highly-experienced training house and exclusively accredited Xilinx Authorized Training Provider for Canada, New England and Southeastern United States. Hardent offers FPGA courses, digital signal processing (DSP) design training, embedded software course training, and a range of other courses targeted to HDL design experts. Consult the Hardent website for more on the Hardent training course schedule.

Hardent also serves as an extension of companies’ electronic design and engineering departments to achieve faster time-to-market and high electronic innovation. With a rapid understanding of the company’s requirements, Hardent’s problem-solving skills and cutting-edge design expertise produce creative electronic solutions. The company offers transparent communication, high project visibility and never-ending support. For further information about electronic design services, visit the Hardent web site.

 

Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Alain Legault
Vice President IP Products
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Hardent © 2002-2023.
All rights reserved.
  • Privacy Policy