Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

New Mathematically Lossless Video Compression IP Cores Announced

February 12, 2020

IP cores offer a cutting-edge mathematically lossless compression algorithm designed to facilitate the management of large volumes of raw data captured by automotive image sensors.

Hardent, a leading provider of video compression IP products, today announced the forthcoming availability of its new mathematically lossless video compression IP cores. Hardent’s lossless video compression (HLVC) technology offers mathematically lossless compression specifically designed to facilitate the challenges associated with capturing, processing, storing, and playing back large amounts of raw data from automotive image sensors. 

Advanced Driver-Assistance Systems (ADAS) such as lane departure warnings, collision avoidance, and emergency braking systems, have become increasingly common in recent years. As the automotive industry moves towards autonomous driving, ADAS will be a key safety component of fully autonomous vehicles. ADAS collect data from a number of different sources including sensors, LIDAR, and cameras in order to build a picture of a car’s surroundings and react accordingly. This results in a huge amount of data collected, which is then brought together in the fusion electronic control unit (ECU). In the case of an autonomous vehicle, the captured data needs to then be transmitted, stored, processed, and analyzed, without altering the original data captured in any way. 

Developed by Hardent’s in-house R&D team, HLVC uses an innovative compression algorithm to deliver compelling compression ratios, while preserving a bit-exact representation of the original data. Using Hardent’s lossless compression enables designers to reduce their overall storage space and memory footprint, lower transfer bandwidth on transmission links, as well as reduce the overall power consumption of their design. “Lossless video compression offers a unique, cost-effective solution to manage the sheer volume of data collected by next-generation vehicles,” says Alain Legault, VP IP Products at Hardent. “Our mathematically lossless IP cores have been extensively tested and verified to ensure true mathematically lossless compression for use in an automotive environment.” 

Key features of Hardent’s mathematically lossless IP cores include:

  • Support for a wide variety of raw data formats
  • A small footprint for FPGA & ASIC design
  • Ultra low-latency performance
  • Real-time encoding/decoding capabilities for both FPGA and ASIC design
  • A software option for real-time and faster than real-time encoding/decoding 

Hardent will be showcasing the first live demo of its HLVC technology at embedded world in Nuremberg, Germany. Participants will have the opportunity to see the compression ratios generated from both real-life camera captures and computer-generated images. Visit Hardent at PLC2’s demo spot in Hall 4, stand 560.

New mathematically lossless compression IP cores for automotive image sensors
New mathematically lossless compression IP Cores by Hardent
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Alain Legault
Vice President IP Products
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy