• Home
  • About Us
    • History
    • Mission
    • News
    • Calendar
    • Team
    • Partners
    • Case Studies
  • Careers
  • Blog
  • Contact Us
  • Twitter
  • Google+
  • LinkedIn
Engineering Services
Helping you accelerate time-to-market
  • Technical Expertise
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power/ Signal Integrity Analysis
    • System & Hardware Architecture
  • Products & Services
    • VESA Display Stream Compression IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Engineering Services
      • Subject Matter Expert Advice
      • Process & Methodology Consulting
      • Management Consulting
    • Training Solutions
  • Industry Expertise
    • Telecommunications
    • Consumer Electronics
    • Industrial
    • Aerospace and Defense
    • Automotive
    • Medical
    • Video
Back to
Blog

New 3-day Zynq UltraScale+ MPSoC Training Course

August 28, 2017

The Zynq UltraScale+ MPSoC family is Xilinx’s newest family of devices, and brings with it new levels of complexity that can be challenging to master. A new three-day  Zynq UltraScale+ MPSoC training course offered by Xilinx ATP Hardent can provide you with the necessary background and skills to begin using Zynq UltraScale+ devices in your own projects.

Are you an FPGA designer? How about an ARM application designer, a system architect, or simply familiar with Zynq-7000 devices? The Zynq UltraScale+ MPSoC is Xilinx’s largest and most complex multi-processing SoC to date, and is significantly different from previously developed devices. If you are new to using the device, taking a training course can be an effective way to gain an overall understanding of the device’s architecture and main features in a short space of time.  

Hardent is pleased to announce a new 3-day course to get you started using Zynq UltraScale+ devices quickly. We have identified the key topics that make the Zynq UltraScale+ MPSoC stand out and brought them together in a three-day course to allow you to jump-start your project.

The training agenda provides a complete overview of the hardware, software, and system architecture of Zynq UltraScale+ devices and covers core topics like the software stack and ecosystem available in Zynq UltraScale+ designs (including build systems, frameworks, and emulation capabilities), as well as brand new features only available in this device family. The course also deals with all processors and members of the processing system, their capabilities, interconnections, and communication methods between them. Throughout the course, the focus is kept on key design principles and the unique challenges encountered when using Zynq UltraScale+ devices.

The major topic groups covered are:

  • Zynq UltraScale+ MPSoC Architecture Overview
  • Processor System
  • The Quick Emulator (QEMU)
  • System Level Features
  • Security and Safety
  • Linux and the MPSoC
  • Virtualization
  • SW Ecosystem

A full list of the topics covered can be found on the course description page. 

New Zynq UltraScale+ MPSoC training from Hardent

The course is presented by Hardent instructor and embedded specialist Troy Jones. Troy is a Xilinx-certified trainer with over 20 years industry experience working in embedded systems and FPGA design.

This course is available as both an on-site instructor-led training event and online as a live e-learning event — meaning you don’t even have to travel to take the course!

To see scheduled training events in your area or to register for this course, check out the Embedded System Design For Zynq UltraScale+ MPSoCs training course outline.

Zynq UltraScale+ MPSoC Device
Latest News
Contact Us

New On-Demand SystemVerilog for Verification Training Course

Training is a valuable tool for engineering teams wanting to increase productivity, but sometimes there is simply not enough time or money available to travel to a classroom location. Hardent’s new on-demand SystemVerilog for Verification training course bridges this gap and provides students all-around flexibility in learning to use SystemVerilog technology in their verification process.
More

Hardent IP Portfolio Supports New Features of HDMI 2.1 Specification

VESA DSC and Reed-Solomon FEC IP cores enable HDMI controller manufacturers and IP providers to quickly implement new features of HDMI 2.1 and support higher resolution displays.
More

CES 2018: The Latest In VESA DSC Video Compression Technology

For the fourth year running we will be kicking off the New Year in Las Vegas at the biggest tech event of the year: CES! Join us at the DisplayPort booth where we will be showcasing the very latest in video compression technology.
More
Upcoming Sessions
May 15–17
Embedded System Design for the Zynq UltraScale+ MPSoC
Register
May 15–18
SystemVerilog for Verification
Register
May 17–18
Zynq-7000 All Programmable SoC System Architecture
Register
May 17
FPGA Power User Breakfast
Register
Complete Course Schedule
Your first contact at Hardent for more information about our services

Please fill out the form to contact me:

I would like to receive electronic communications from Hardent Inc. about new training courses, advancements in electronic design and information on Hardent's services. I am aware that I can withdraw my consent at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Xilinx ATP Logo
Hardent © 2002-2018.
All rights reserved.
  • Privacy Policy