• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
Blog

New Zynq UltraScale+ MPSoC Training Course

August 28, 2017

The Zynq UltraScale+ MPSoC family is one of Xilinx’s newest device families, and it brings new levels of complexity that can be challenging to master. A new 3-day  Zynq UltraScale+ MPSoC training course by Hardent gives you with the necessary skills to quickly start using Zynq UltraScale+ MPSoCs in your own projects.

The Zynq UltraScale+ MPSoC is Xilinx’s largest and most complex multi-processing SoC to date, and is significantly different from previous Xilinx devices. If you are new to the device, taking a training course can be an effective way to gain an overall understanding of the device’s architecture and main features in a short space of time.  

We are pleased to announce a new 3-day course to get you started using Zynq UltraScale+ devices quickly. We have identified the key topics that make the Zynq UltraScale+ MPSoC stand out and brought them together in a three-day course format to allow you to jump-start your project.

Find out more about our Zynq UltraScale+ MPSoC training.

Zynq UltraScale+ MPSoC Training Overview

The training agenda provides a complete overview of the hardware, software, and system architecture of Zynq UltraScale+ MPSoCs. It covers core topics like the software stack and ecosystem available in Zynq UltraScale+ designs (including build systems, frameworks, and emulation capabilities), as well as brand new features only available in this device family. The course also deals with all processors and members of the processing system, including their capabilities, interconnections, and communication methods between them. Throughout the course, the focus is kept on key design principles and the unique challenges encountered when using Zynq UltraScale+ MPSoCs.

The major topic groups covered are:

  • Zynq UltraScale+ MPSoC Architecture Overview
  • Processor System
  • The Quick Emulator (QEMU)
  • System Level Features
  • Security and Safety
  • Linux and the MPSoC
  • Virtualization
  • SW Ecosystem

A full list of the topics covered can be found on the course description page. 

Zynq UltraScale+ MPSoC training course delivered by Xilinx experts

The course is presented by Hardent trainer and embedded specialist Troy Jones. Troy is a Xilinx-certified trainer with over 20 years industry experience working in embedded systems and FPGA design.

This course is available as both an on-site instructor-led training event and online as a live e-learning event — meaning you don’t even have to travel to take the course!

To see scheduled training events in your area or to register for this course, check out our Zynq UltraScale+ MPSoC training overview.

Get Zynq UltraScale+ MPSoC training from Xilinx embedded experts
Get Zynq UltraScale+ MPSoC training from Xilinx embedded experts
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Mar 15–18
Introduction to UVM
Register
Mar 16–18
Embedded System Design for the Zynq UltraScale+ MPSoC
Register
Mar 17–18
Xilinx Partial Reconfiguration Tools and Techniques
Register
Mar 22–23
Designing with the Versal ACAP: Programmable Logic Architecture and Methodology
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy