Embedded System Design for the Zynq UltraScale+ MPSoC
Embedded Hardware 3

HDT-ZUPSAW-ILT (v1.0H)

Course Outline

Day 1
- Zynq UltraScale+ MPSoC Architecture Overview (Lectures, Lab)
- Application Processing Unit (Lectures)
- Real-Time Processing Unit (Lectures)
- The Quick Emulator (QEMU) (Lectures, Lab)
- System Coherency (Lectures)
- Power Management (Lectures)
- Platform Management Unit (Lectures, Lab)

Day 2
- DDR Controller (Lectures)
- Clocks and Resets (Lectures)
- DMA (Lectures)
- AXI Interfaces and Variations (Lectures, Lab)
- Creating Custom AXI Peripherals and Drivers (Lectures, Labs)
- Boot and Configuration (Lectures, Lab)

Day 3
- Safety, Security and System Isolation Capabilities & Concepts (Lectures)
- Software Stack & Ecosystem Support (Lectures)
- FreeRTOS (Lectures, Lab)
- Linux Basics and Symmetric Multi-Processing Linux (Lectures)
- PetaLinux (Lectures, Lab)
- Yocto Fundamentals (Lectures)
- OpenAMP (Lectures, Lab)

Topic Descriptions

Day 1
- Zynq UltraScale+ MPSoC Architecture Overview – Overview of the Zynq UltraScale+ MPSoC device.
- Application Processing Unit – Introduction to the components of the APU, specifically the Cortex™-A53 processor and how the cluster is configured and managed.
- Real-Time Processing Unit – Introduction to the various elements within the RPU and different modes of configuration.
- The Quick Emulator (QEMU) – Introduction to the Quick Emulator, the tool used to emulate software for the Zynq UltraScale+ MPSoC device when hardware is not available.
- System Coherency – Detailed discussions concerning shared memory and the AXI masters involved.
- Power Management – Explore the granular power management features of MPSoC devices.
- Platform Management Unit – Learn how the dedicated PMU can be used to control system-level power and how it can be extended for user custom processes.

Day 2
- DDR and QoS – Learn how DDR can be configured to provide the best performance for your system.
- Clocks and Resets – Overview of clocking and reset, focusing more on capabilities than specific implementations.
- AXI Interfaces and Variations – Discover how the PS and PL connect enables designers to create more efficient systems.

Course Description

This three-day course focuses on the Zynq UltraScale+™ MPSoC family and the development methods needed to start designing your custom embedded system. It includes an overview of the features and capabilities of the device, encompassing implementation options, virtualization, various Linux implementations, booting and configuring a system, security & safety, and power management. Details of the Processor System (PS) and Programmable Logic (PL) are also covered in detail, including best-practices for interfacing the two with one another. All aspects of defining your embedded system architecture, starting with the hardware configuration and then running through the software implementation, will be covered.

Level – Embedded Hardware 3
Course Duration – 3 days
Price – $2400 or 24 Training Credits
Course Part Number – HDT-ZUPSAW-ILT

Who Should Attend? – Hardware designers, software developers, and system architects interested in understanding the capabilities and ecosystem of the Zynq UltraScale+ MPSoC device.

Prerequisites
- Suggested: Understanding of the Zynq-7000 architecture
- Basic familiarity with embedded software development using C/C++
- General understanding of embedded and real-time operating systems
- Familiarity with issues related to implementing a complex embedded system

Software Tools
- Vivado® Design Suite and Software Development Kit (SDK)
  - May require special Zynq UltraScale+ MPSoC family license
- Native Linux or virtual machine for development and emulation
  - QEMU
  - PetaLinux
  - Xen

Hardware
- Host computer for running the above software*

* This course focuses on the Zynq UltraScale+ MPSoC architecture. This version of the class does not use a physical board, but rather a local emulation environment running on Linux.
HDT-ZUPSAW-ILT (v1.0H)

Course Specification

Day 3

- Creating Custom AXI Peripherals and Drivers - Learn how to use the Vivado Create & Package Wizard to create custom AXI IP then simulate it. Use the same wizard to help generate device drivers.
- Boot and Configuration – Explores the Power-on-reset boot requirements and options.

- Safety Capabilities & Concepts – Basic exposure to the elements designed into the MPSoC for safety critical designs.
- Security Capabilities & Concepts – Explores the processing elements used to ensure a secure device. Includes both hardware and software components.
- System Isolation Capabilities & Concepts – Covers all the hardware and software elements that support the separation of software domains.
- Ecosystem Support – Overview of supported operating systems, software stacks, hypervisors, etc.
- Software Stack – Learn what a software stack is and the many stacks used with the Zynq UltraScale+ MPSoC.
- FreeRTOS – Overview of FreeRTOS, with examples of how it can be used.
- Linux Basics and Symmetric Multi-Processing Linux – A basic look at what a Linux distribution is made up of and how it leverages the multiple processors of the MPSoC.
- PetaLinux – Become familiar with the Xilinx productivity tool used to build a custom Linux distribution.
- Yocto – Compares the kernel building methods between a “pure” Yocto build and the PetaLinux build tool.
- OpenAMP – Introduction to the Asymmetric Multi-Processing capabilities of the MPSoC.

Register Today

Hardent, the Authorized Training Provider (ATP) for Canada, New England (Connecticut, Maine, Massachusetts, New Hampshire, Rhode Island, and Vermont) and the Southeastern United States (Alabama, Florida, Georgia, Mississippi, North Carolina, South Carolina, and Tennessee), delivers Xilinx public and private courses in your region. Visit www.hardent.com/training or contact Hardent's Training Coordinator for more information, to register for a class, or to schedule a private course.

Email: training@hardent.com
Telephone: 514-284-5252

© 2019 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.