Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    HDMI 2.1 IP Cores
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training

HDMI 2.1: VESA DSC & FEC IP Cores

HDMI 2.1 is the most recent update of the HDMI specification and offers a number of significant new features and bandwidth capabilities to support higher resolution displays and faster refresh rates.

HDMI 2.1 introduced support for VESA Display Stream Compression (DSC), a visually lossless compression algorithm with a compression ratio of up to 3:1. VESA DSC 1.2 can be used for HDMI 2.1 applications to achieve display resolutions beyond 8K60/4:2:0/10-bit color, such as 8K60 RGB, 8K120, and even 10K120.

HDMI 2.1 & DSC (Display Stream Compression)

HDMI 2.1 provides up to 48 Gbit/s raw bandwidth, which can be used for displays supporting 8K and 10K operating at limited refresh rates or with reduced color information. In order to achieve even higher resolutions, faster refresh rates, and greater color depths, HDMI 2.1 incorporates support for VESA Display Stream Compression (DSC) 1.2. With the higher link rates allowed in HDMI 2.1, DSC makes resolutions of over 8K with HDR 10-bit color possible, at refresh rates of both 60Hz and 120Hz.

DSC can also be used with the previous HDMI standard link rates of 3 and 6 Gbit/s. This means that HDMI cables supporting earlier versions of the HDMI standard can also achieve higher resolutions and frame rates through the use of compression, making display resolutions above 4K at 120Hz possible.

See VESA DSC IP Cores
  • VESA DSC 1.2b Encoder IP Core
  • VESA DSC 1.2b Decoder IP Core

HDMI 2.1 & Forward Error Correction (FEC)

To achieve higher throughputs, HDMI 2.1 uses a new packet-based link layer. This layer converts the clock and three data lanes of original HDMI TMDS mode to three or four self-clocked links that can be operated at up to 12 Gbit/s. A versatile packet mode maps video, either uncompressed or compressed with DSC, audio, and data over the link. A Forward Error Correction (FEC) algorithm is used to correct possible transmission errors and ensure an error free transmission of the packets over the HDMI links.

Hardent’s HDMI FEC IP cores implement Reed-Solomon RS(255,251) FEC code and symbol de-interleaving/de-mapping as specified by the HDMI 2.1 standard.

See FEC IP Cores

Target applications include UHD monitors / TVs / home theaters / set-top boxes, HDMI 2.1 hubs and accessories, professional video equipment, and GPUs.

  • HDMI 2.1 FEC RX IP Core
  • HDMI 2.1 FEC TX IP Core

Related articles

Hardent IP Portfolio Supports New Features of HDMI 2.1 Specification

VESA DSC and Reed-Solomon FEC IP cores enable HDMI controller manufacturers and IP providers to quickly implement new features of HDMI 2.1 and support higher resolution displays. …
Read more

A Quick Guide to VESA Display Stream Compression

VESA Display Stream Compression (DSC) is a video compression standard that enables visually lossless compression for ultra-high definition display applications. This quick guide takes a look at the background to VESA DSC and how this…
Read more
VESA DSC & FEC IP cores for HDMI 2.1
Hardent's VESA DSC & FEC IP cores for HDMI 2.1 help you achieve higher resolution displays & faster refresh rates
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Alain Legault
Vice President IP Products
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
IP Partners
Cadence
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy