Back to

Live Online Webinar | System Protection for Zynq UltraScale+ MPSoCs

System Protection Features of Zynq UltraScale+ MPSoCs

Presenter: Troy Jones
This webinar will highlight the different system protection features of Xilinx Zynq UltraScale+ MPSoCs, including ARM TrustZone technology, the XMPU, XPPU, and SMMU.

14:00 EST

~~Register Now~~

This webinar is now over, but you can register here to watch a recorded version of the webinar.

Mixel, Rambus and Hardent Collaborate to Deliver State-of-the-Art Integrated MIPI Display Subsystem Solution

Mixel, Rambus and Hardent collaborate to offer a complete display IP subsystem solution.

Hardent Announces Availability of New Xilinx Versal ACAP Training Courses

New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.

Hardent Announces Expansion of Xilinx Training in the USA

Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.

Upcoming Sessions

Apr 20–22

Embedded System Design for the Zynq UltraScale+ MPSoC

Apr 26–29

Introduction to UVM

Apr 26–27

Embedded Design with PetaLinux Tools

Apr 27–28

Designing with Xilinx Serial Transceivers

Complete Course Schedule

Simon Robin

President

Linked-in

HardentMontreal

450 rue Saint-Pierre, suite 300

Montreal

H2Y 2M9

Canada

T +1 (514) 284-5252

F +1 (514) 284-5052

First Name

Last Name

Title

Company

Phone

City

Country

Subject

Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.