• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
New VDC-M IP Cores
Visually lossless compression down to 6 bits per pixel
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training

Partners & Memberships

As our customer, you benefit from our partnerships with some of the world’s leading semiconductor and IP companies. We are also members of several technical standards organizations and actively contribute to shaping the industry standards of the future.

Hardent’s Partners


Hardent is a Xilinx Authorized Training Provider (ATP) and a Certified member of the Xilinx Alliance Program.

  • Hardent is the official Xilinx ATP (Authorized Training Provider) for Canada, New England, and the Southeastern United States. We offer over 90 courses taught by industry experts with real-world engineering experience. Training topics cover all aspects of FPGA and embedded design, including Xilinx tools such as the Vivado Design Suite and the SDx development environments, and the latest devices including Zynq UltraScale+ MPSoCs and RFSoCs.
  • The Xilinx Alliance Partner Program is a worldwide ecosystem of qualified companies who offer design services and IP cores to Xilinx customers. Certified alliance partners like Hardent have met vigorous training requirements, are committed to maintaining a deep understanding of Xilinx technology, and offer a high level of technical expertise to global customers.


Hardent has collaborated with Arm to deliver an interoperable VESA DSC IP solution for the Arm® Mali™-D71 display processor. Hardent’s VESA DSC IP cores, combined with the processing capabilities of the Mali-D71 processor, enable designers to create 4K+ displays for next-generation mobile and augmented/virtual reality (AR/VR) applications. Find out more about using VESA DSC for the Arm Mali-D71 display processor.

Northwest Logic
Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, silicon-proven, easy-to-use IP cores including high-performance PCI Express solution, Memory Interface Solution, and MIPI Solution. These solutions support a full range of platforms including ASICs, Structured ASICs, and FPGAs. Northwest Logic and Hardent partner to provide display IP solutions using Hardent’s VESA DSC Encoder and Decoder IP cores.

Synopsys
Synopsys is a leading provider of IP products for the electronic industry. In March 2015, Hardent and Synopsys announced the availability of a compliant and interoperable display IP solution combining Hardent’s VESA Display Stream Compression (DSC) encoder IP and Synopsys’ DesignWare MIPI Display Serial Interface (DSI) Host Controller IP.

Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence IP in advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Together, Hardent and Cadence provide a display interface IP solution combining Cadence’s MIPI Display Serial Interface (DSI) IP and Hardent’s VESA Display Stream Compression (DSC) encoder IP to enable visually lossless video compression for ultra-high definition display applications.

WHDL
Willamette HDL (WHDL) delivers services and products that allow language-based hardware design projects to be more successful. Founded in 1993, WHDL has an extensive offering of technology training for SystemVerilog, SystemC, Verilog and VHDL. The company has trained over 5,000 students for hundreds of companies. Following an increased demand for functional verification courses, Hardent introduced WHDL training materials to its training portfolio in 2013. Some of the verification courses offered include: SystemVerilog for Verification, Introduction to Universal Verification Methodology (UVM), and Advanced Universal Verification Methodology (UVM).


Hardent is a member of Mentor’s Questa Vanguard Program. The Questa Vanguard Program (QVP) extends Mentors’ breadth of design and verification technologies through partnerships with industry-leading companies. The Questa Vanguard partners provide verification related tools and methods, verification IP, conversion services, training and consulting based on Mentor (A Siemens Business) industry leading Questa verification platform. The program was established to bring design and verification engineers world-class product integrations and interoperability to enhance their Questa verification options and build a strong and comprehensive SystemVerilog ecosystem.


Hardent is a member of the Breker Galactic Consultant Program. This program allows consultants and trainers to have access to Breker tools under special arrangements, in order for them to easily work with the new Portable Stimulus Standard (PSS).

Memberships

VESA
VESA is an international non-profit corporation led by a board of directors, which represents a voting membership of more than 200 corporate members worldwide. VESA supports and sets industry-wide interface standards for the PC, workstation, and consumer electronics industries. VESA also provides a forum to develop, promote and support open standards for the display industry. Hardent became a member of VESA in 2013 and was one of the founding members of the VESA DSC Task Group. Hardent’s video compression IP portfolio supports several VESA standards including VESA Display Stream Compression (DSC), VDC-M, and DSC with Forward Error Correction (FEC) for DisplayPort 1.4a. 

mipi_member

Hardent became a contributor member of the MIPI Alliance in 2015. The vision of MIPI Alliance is to develop the world’s most comprehensive set of interface specifications for mobile and mobile-influenced devices. Hardent’s VESA DSC and VDC-M IP cores are compliant with the MIPI Display Serial Interface (DSI) transport interface.

Hardent joined the HDMI Forum in August 2016. The HDMI Forum guides the future direction of HDMI technology by developing new versions of the HDMI Specification and fostering broader global adoption and interoperability. Membership of the HDMI Forum offers a unique opportunity to take a leadership role in the evolution of the HDMI specification. In 2018, Hardent announced IP support for two key new features of the HDMI 2.1 specification: VESA DSC 1.2a and Forward Error Correction (FEC).

The OPEN Alliance is a non-profit, special interest group (SIG) of mainly automotive industry and technology providers collaborating to encourage wide scale adoption of Ethernet-based communication as the standard in automotive networking applications. Hardent joined the OPEN Alliance in July 2017.

Hardent Partners
Hardent's partners include Xilinx, Arm, Northwest Logic, Cadence, and Synopsys
Contact Us
Latest News
Contact Us
Hardent & Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem
New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More
FPGA Design Analysis Using the Vivado Design Suite
Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More
Hardent & WHDL Named PSS Training Provider For Breker Trek5 Tool Suite
New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.
More
Upcoming Sessions
Dec 17–19
Designing with VHDL
Register
Jan 08–09
Designing with the UltraScale and UltraScale+ Architectures
Register
Jan 13–16
SystemVerilog for Verification
Register
Jan 13–16
SystemVerilog for Verification
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2019.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK