• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies

June 29, 2020

PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.

Hardent, Inc., a leading provider of video compression IP cores, and PLC2 GmbH, a key FPGA and embedded design services company, have today announced a new partnership. PLC2 is now Hardent’s official IP representative for Germany, Austria, and Switzerland, and the two companies will collaborate to deliver cutting-edge video compression IP cores to semiconductor customers in these countries.

Hardent’s IP portfolio includes VESA Display Stream Compression (DSC) and VESA Display Compression (VDC-M) encoder and decoder IP cores that enable designers to use visually lossless compression to handle the bandwidth requirements for next-generation automotive displays. Hardent also offers new Hardent Lossless Video Compression (HLVC) IP cores, which provide a cutting-edge mathematically lossless compression algorithm designed to facilitate the management of large volumes of raw data captured by automotive image sensors.

“We see many opportunities for Hardent’s video compression IP cores within the DACH semiconductor market,” says Stefan Krassin, CEO at PLC2. “There is a great deal of synergy between the two companies, and we look forward to expanding on this in the future to develop and deliver new initiatives together for our customers.”

“We are very pleased to have PLC2 join our global network of IP representatives,” says Simon Robin, President at Hardent. “We know that having quality local support is very important to our customers at all stages of their projects, and we are confident that PLC2 will be able to deliver this.”

For more information about Hardent’s video compression IP portfolio, visit Hardent’s IP products page. Contact PLC2 to find out more Hardent’s IP products in Germany, Austria, and Switzerland.

PLC2 is now the Hardent IP representative for Germany, Austria, & Switzerland
Latest News
Contact Us
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland. Hardent, Inc., a leading provider of video compression IP cores, and PLC2 GmbH, a key FPGA and embedded design services company, have today announced a new partnership. PLC2 is now Hardent’s official IP representative for Germany, Austria, […]
More
Hardent Becomes Authorized Microchip Design Partner
FPGA design services and support from Hardent will enable Microchip customers to get their products to market more quickly.
More
Upcoming Sessions
Jan 19–20
Embedded Design with PetaLinux Tools
Register
Jan 20–21
Designing with the Versal ACAP: Programmable Logic Architecture and Methodology
Register
Jan 21
Migrating to the Vitis Embedded Software Development IDE Workshop
Register
Jan 26
Designing with the Versal ACAP: Network on Chip
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK