• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent to Present About VESA DSC at Cadence CDNLive Event in Germany

April 28, 2016

Hardent will reveal how the VESA Display Stream Compression (DSC) standard enables ultra-high definition mobile displays and simultaneous video streams for automotive applications.

Hardent, a VESA member and provider of VESA DSC IP products, announced today that it will be presenting a paper at the Cadence user group conference CDNLive EMEA, to be held May 2-4 in Munich, Germany. The paper will demonstrate how VESA DSC can be leveraged in mobile and automotive applications to create ultra high-definition displays with reduced bandwidth.

Display resolution in consumer electronics has been doubling year after year. As a consequence, the bandwidth required to achieve such resolutions has increased much faster than the serial interface speed. Electronics designers are, therefore, faced with the challenge of supporting higher resolution displays on existing display interfaces. The VESA DSC standard, released in April 2014, provides a solution to this challenge by enabling real-time, visually lossless image compression on video transport interfaces such as MIPI® DSI, DisplayPort™, and eDisplayPort.

Hardent’s paper is entitled “VESA DSC: Taking interface IPs to the next level to create higher resolution displays in consumer electronics”. The document highlights key features and benefits of the VESA DSC standard and assesses the standard’s role in today’s interface IP ecosystem, when combined with MIPI DSI, USB Type-C, DisplayPort, and HDMI IPs. Furthermore, the paper provides guidelines on integrating DSC into ASIC designs. “DSC has been widely adopted for use in portable devices with embedded displays,” says Alain Legault, VP IP Products at Hardent. “At CDNLive we will be showing how DSC can be leveraged in a number of other products and applications to create compelling ultra high-definition displays and assist designers with the challenges they face.”

Several DSC use cases of Hardent’s VESA DSC IP will be presented at CDNLive. For example, there will be a demonstration of how DSC enables power and cost savings in mobile devices by reducing the number of MIPI DSI lanes and the frame buffer size in the DDIC. Automotive designers will have the opportunity to learn how DSC enables the simultaneous transport of parallel video sources over the same cabling. Additional DSC use cases such as AR/VR applications, professional video transport, and 8K digital TV will also be discussed.

CDNLive attendees are invited to attend Hardent’s presentation on May 2, 2016. To complement the paper, a live demonstration of VESA DSC will be shown at the Designer Expo throughout the event. A joint demonstration of Hardent’s VESA DSC IP and Cadence’s MIPI DSI IP will also be shown at CDNLive EMEA.

For more information about VESA DSC, or to request a private demo of Hardent’s IP products, contact Hardent.

Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Jan 26–28
Designing with the Zynq UltraScale+ RFSoC
Register
Jan 26–28
Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology
Register
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Having worked in the past with independent electronic design consultants, we appreciate Hardent’s quality, team work and timely service. The company has excellent project management skills, open communication, constant follow-up and a flexible approach. We have been working with Hardent for about two years now. Though initially I was not excited about outsourcing R&D, I feel that I can 100% count on Hardent, as they know their business well and they directed us toward good technical decisions.

Michel Bitar
R&D/ I.T Manager
Prodco International Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK