• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent and Willamette HDL Develop New Portable Test and Stimulus Standard Training Course

November 27, 2018

New PSS training course equips engineers using Cadence Perspec with the skills needed to accelerate SoC verification.

Hardent and Willamette HDL (WHDL) today announced a new Accellera Portable Test and Stimulus Standard (PSS) training course aimed at introducing users to the core concepts and benefits of the new PSS standard. Through the Cadence® Connections® Verification Alliance Program, WHDL has worked closely with Cadence to become certified Perspec™ System Verifier trainers and to design this new PSS course for verification teams. The training course will cover PSS goals, concepts, and syntax, and will showcase how PSS can be leveraged to accelerate the system-on-chip (SoC) verification process.

The PSS standard was released by the Accellera Systems Initiative in June 2018. PSS defines a way to capture the test intent of users for verification of IP, IP subsystems, and SoC designs from simulation to post-silicon. The Perspec System Verifier supports PSS v1.0, enabling users to automate SoC coverage for complex automotive, mobile, and server designs. The tool provides an abstract model-based approach for defining the SoC use cases from the PSS model and uses Unified Modeling Language (UML) activity diagrams to visualize the generated tests.

“It’s critically important that users have access to targeted training materials and a quality training experience to ensure the widespread adoption of PSS,” said Steve Brown, product management director, System & Verification Group at Cadence. “Cadence is investing to enable the portable stimulus ecosystem by supporting WHDL to provide customers with a comprehensive PSS training course. Incorporating the Perspec System Verifier into the course enables users to gain first-hand experience using the tool and learning how it supports the standard while improving design quality and verification productivity.”

“Our goal is to provide a practical, real-world introduction to the PSS standard that will give engineers the confidence and skills to start integrating PSS into their verification flow,” says Mike Baird, verification specialist and trainer at WHDL. The training will introduce engineers to the PSS language structure and provide a complete overview of new PSS use models and techniques. Students can apply their learning through a series of practical lab exercises based on examples provided by Cadence.

PSS training will be available in Q1 2019. For more information on the PSS training, visit Hardent’s website.

Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Feb 02–03
Designing with the Versal ACAP: Embedded Processor Architecture and Methodology
Register
Feb 03–04
Advanced Hardware Debugging Techniques Using Vivado Design Suite
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Having worked in the past with independent electronic design consultants, we appreciate Hardent’s quality, team work and timely service. The company has excellent project management skills, open communication, constant follow-up and a flexible approach. We have been working with Hardent for about two years now. Though initially I was not excited about outsourcing R&D, I feel that I can 100% count on Hardent, as they know their business well and they directed us toward good technical decisions.

Michel Bitar
R&D/ I.T Manager
Prodco International Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK