Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent and Willamette HDL Develop New Portable Test and Stimulus Standard Training Course

November 27, 2018

New PSS training course equips engineers using Cadence Perspec with the skills needed to accelerate SoC verification.

Hardent and Willamette HDL (WHDL) today announced a new Accellera Portable Test and Stimulus Standard (PSS) training course aimed at introducing users to the core concepts and benefits of the new PSS standard. Through the Cadence® Connections® Verification Alliance Program, WHDL has worked closely with Cadence to become certified Perspec™ System Verifier trainers and to design this new PSS course for verification teams. The training course will cover PSS goals, concepts, and syntax, and will showcase how PSS can be leveraged to accelerate the system-on-chip (SoC) verification process.

The PSS standard was released by the Accellera Systems Initiative in June 2018. PSS defines a way to capture the test intent of users for verification of IP, IP subsystems, and SoC designs from simulation to post-silicon. The Perspec System Verifier supports PSS v1.0, enabling users to automate SoC coverage for complex automotive, mobile, and server designs. The tool provides an abstract model-based approach for defining the SoC use cases from the PSS model and uses Unified Modeling Language (UML) activity diagrams to visualize the generated tests.

“It’s critically important that users have access to targeted training materials and a quality training experience to ensure the widespread adoption of PSS,” said Steve Brown, product management director, System & Verification Group at Cadence. “Cadence is investing to enable the portable stimulus ecosystem by supporting WHDL to provide customers with a comprehensive PSS training course. Incorporating the Perspec System Verifier into the course enables users to gain first-hand experience using the tool and learning how it supports the standard while improving design quality and verification productivity.”

“Our goal is to provide a practical, real-world introduction to the PSS standard that will give engineers the confidence and skills to start integrating PSS into their verification flow,” says Mike Baird, verification specialist and trainer at WHDL. The training will introduce engineers to the PSS language structure and provide a complete overview of new PSS use models and techniques. Students can apply their learning through a series of practical lab exercises based on examples provided by Cadence.

PSS training will be available in Q1 2019. For more information on the PSS training, visit Hardent’s website.

Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Alain Legault
Vice President IP Products
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy