• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Silicon Works Adopts Hardent’s VESA DSC Decoder IP

August 24, 2015

The Hardent VESA Display Stream Compression (DSC) IP solution will enable Silicon Works to deliver next-generation consumer electronics products with ultra high-definition displays.

Hardent, a VESA® member and provider of IP products, and Silicon Works, a leading innovator in the system semiconductor industry, today announced that Silicon Works has adopted the Hardent VESA Display Stream Compression (DSC) decoder IP. The VESA DSC IP enables Silicon Works to deliver compelling ultra high-definition (UHD) displays while meeting critical time-to-market constraints.

The growing trend for UHD displays in consumer electronics products brings new ASIC design challenges for electronics manufacturers, as high-throughput video needs to be carried between a device’s components. Released in April 2014, the VESA Display Stream Compression (DSC) Standard applies visually lossless video compression between the application processor and the display sub-system. This allows manufacturers to use current industry transport mechanisms, such as MIPI® DSI and VESA DisplayPort™, with higher resolution displays while decreasing transmission bandwidth by up to 3X.

“The visually lossless performance of VESA DSC enables us to deliver display resolutions beyond what was previously possible”, says DR Young Sun Na, Principal Research Engineer and Design Leader at Silicon Works. “Hardent’s DSC decoder IP provided us with a low-risk solution and a faster tape-out date”. As a member of the VESA DSC Task Group, Hardent was actively involved in defining the DSC standard.

Hardent’s VESA DSC decoder and encoder IP cores are the first of their kind on the market and provide a ready-made solution for adopting the VESA DSC 1.1 standard. “We are pleased to have a market leader such as Silicon Works adopt our VESA DSC IP solution”, said Alain Legault, vice president of IP products at Hardent. “Silicon Works’ successful adoption of our IP demonstrates how industry leaders can easily and reliably support the VESA DSC standard”.

Contact Hardent today to arrange a demo of VESA DSC or view this video presentation for more information about VESA DSC and Hardent’s IP solutions.

Latest News
Contact Us
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Hardent Becomes Authorized Microchip Design Partner
FPGA design services and support from Hardent will enable Microchip customers to get their products to market more quickly.
More
Upcoming Sessions
Jan 19–20
Embedded Design with PetaLinux Tools
Register
Jan 20–21
Designing with the Versal ACAP: Programmable Logic Architecture and Methodology
Register
Jan 21
Migrating to the Vitis Embedded Software Development IDE Workshop
Register
Jan 26
Designing with the Versal ACAP: Network on Chip
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK