• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
Blog

A Quick Guide to VESA Display Stream Compression

April 9, 2015

VESA Display Stream Compression (DSC) is a new standard that enables visually lossless compression for ultra-high definition display applications. This quick guide takes a look at the background to VESA DSC and how this new standard enables electronics manufacturers to develop next-generation devices.

What is VESA DSC?

VESA Display Stream Compression is a new standard released in July 2014 by The Video Electronics Standards Association (VESA).

VESA DSC v1.1 enables visually lossless compression between the application processor and the display sub-system inside UHD (ultra-high-definition) devices such as mobiles, tablets, and televisions. Visually lossless means that there is no perceivable difference in the quality of the image or video while compression is active.

The standard is targeted to work with display interfaces such as MIPI® DSI v1.2, VESA embedded DisplayPort™ (eDP) v1.4a and DisplayPort v1.3.

VESA DSC Block Diagram - UHD Mobile Device

Example of VESA DSC inside a UHD mobile device

How did VESA DSC come about?

The need for compression on display links emerged as a result of the increased pixel counts of higher-resolution devices, effectively increasing the transport bandwidth. While display resolution in devices increased year after year, the trend in PHY used to transport the display information did not keep up and a gap emerged between the two. With this new challenge of handling extra bandwidth requirements on existing display links, VESA recognized the need for an industry-wide display stream compression specification and standard that bridged this gap.

The VESA DSC white paper provides an in-depth analysis of the background to VESA DSC and how the standard offers an interoperable solution to support high-resolution displays.

What are the advantages of integrating VESA DSC?

VESA DSC enables electronics manufacturers to deliver next-generation UHD displays while reducing transmission bandwidth by 3X and using existing PHY with higher resolution displays.

Integrating the VESA DSC standard enables:

  • Lower system costs due to less interconnect wires and smaller frame buffers
  • Lower power use, resulting in extended battery life
  • Reduced Electromagnetic interference (EMI)
  • Enhanced component interoperability
Advantages of VESA Display Stream Compression

Advantages of integrating the VESA DSC standard

Find out more about VESA Display Stream Compression:

  • VESA® and MIPI® Alliance Announce the Adoption of VESA’s New DSC Standard
  • VESA Display Stream Compression (DSC) FAQs
  • Innovative MIPI Display Solution for UHD Mobile Devices
See VESA DSC IP Cores
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Feb 02–03
Designing with the Versal ACAP: Embedded Processor Architecture and Methodology
Register
Feb 03–04
Advanced Hardware Debugging Techniques Using Vivado Design Suite
Register
Complete Course Schedule
Contact Hardent
Alain Legault
Vice President IP Products
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
IP Partners
Cadence
Northwest Logic
Synopsys
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK