Electronic Design: Xilinx & Verification Training Courses

DATE	COURSE	LOCATION	STATUS	SHARE
Sep 29–Oct 01, 2020	Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology	Live E-Learning	Register Confirmed	Share
Oct 05–08, 2020	SystemVerilog for Verification	Live E-Learning	Register	Share
Oct 06–07, 2020	C-based Design - High-Level Synthesis with the Vivado HLx Tool	Live E-Learning	Register	Share
Oct 06–07, 2020	Improve Your Vivado Design Suite Productivity	Live E-Learning	Register Confirmed	Share
Oct 06–07, 2020	Embedded Systems Software Design	Live E-Learning	Register	Share
Oct 06–08, 2020	Advanced Timing Closure Techniques for the Vivado Design Suite	Live E-Learning	Register	Share
Oct 08, 2020	SystemVerilog Assertions	Live E-Learning	Register	Share
Oct 13–15, 2020	Designing with the Zynq UltraScale+ RFSoC	Live E-Learning	Register	Share
Oct 13–15, 2020	Designing with VHDL	Live E-Learning	Register	Share
Oct 14–15, 2020	Accelerating Applications with the Vitis Unified Software Environment	Live E-Learning	Register	Share

Showing results 1 to 10 of 60