Electronic Design: Xilinx & Verification Training Courses

DATE	COURSE	LOCATION	STATUS	SHARE
Jun 22–23, 2021	Improve Your Vivado Design Suite Productivity	Live E-Learning	Register Confirmed	Share
Jun 28–29, 2021	High-Level Synthesis with the Vitis HLS Tool	Live E-Learning	Register	Share
Jun 28–30, 2021	Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology	Live E-Learning	Register	Share
Jun 29–30, 2021	Embedded Systems Software Design	Live E-Learning	Register Confirmed	Share
Jul 07–08, 2021	Advanced Hardware Debugging Techniques Using Vivado Design Suite	Live E-Learning	Register Confirmed	Share
Jul 12–13, 2021	FPGA Design with Vivado Design Suite: The Essentials	Live E-Learning	Register	Share
Jul 12–13, 2021	Embedded Processor Architecture for the Versal ACAP	Live E-Learning	Register	Share
Jul 12–15, 2021	SystemVerilog for Verification	Live E-Learning	Register	Share
Jul 13–14, 2021	Designing with Versal AI Engine 1: Architecture and Design Flow	Live E-Learning	Register Confirmed	Share
Jul 14, 2021	Designing with the Versal ACAP: Network on Chip	Live E-Learning	Register	Share

Showing results 1 to 10 of 62