Electronic Design: Xilinx & Verification Training Courses

DATE	COURSE	LOCATION	STATUS	SHARE
Sep 20–22, 2021	Advanced VHDL for Verification	Live E-Learning	Register Confirmed	Share
Sep 22, 2021	Introduction to Signal Integrity for Xilinx FPGAs	Live E-Learning	Register Confirmed	Share
Sep 23, 2021	Workshop: Introduction to Versal ACAP Programmable Logic Architecture	Live E-Learning	Register Confirmed	Share
Sep 27–29, 2021	Advanced Timing Closure Techniques for the Vivado Design Suite	Live E-Learning	Register	Share
Sep 28, 2021	Workshop: Introduction to Versal ACAP Embedded Processor Architecture	Live E-Learning	Register Confirmed	Share
Sep 29, 2021	Workshop: Introduction to Versal AI Engine	Live E-Learning	Register Confirmed	Share
Oct 04–05, 2021	Accelerating Applications with the Vitis Unified Software Environment	Live E-Learning	Register	Share
Oct 04–05, 2021	Advanced Hardware Debugging Techniques Using Vivado Design Suite	Live E-Learning	Register	Share
Oct 04–06, 2021	SystemVerilog for Design	Live E-Learning	Register	Share
Oct 06, 2021	Migrating to the Vitis Embedded Software Development IDE Workshop	Live E-Learning	Register	Share

Showing results 1 to 10 of 69