About Us
Applications
News
Careers
Contact

LinkedIn
Twitter

Learn live online from anywhere

Quality training delivered by industry experts

What are you interested in ?

All
Versal ACAP
Vitis Unified Software Platform
Vivado Design Suite / FPGA Design
DSP Design
Connectivity Design
Embedded System Design - Acceleration
Embedded System Design - Linux Development
Embedded System Design - Zynq-7000 SoC and Zynq US+ MPSoC
Functional Verification
HDL Design
Programming Languages
System Level Modeling and Verification
Webinars
Workshops Limited Time - $99

Reset Categories Reset all filters

All
Online
On-Demand

Reset Categories Reset all filters

All
Next 30 days
In 1-3 months
In more than 3 months

Reset Categories Reset all filters

Course List

Course Schedule

Course List

Whether you’re just starting out in your career, or you want to develop specialized skills, our course list has everything you need.

Wondering which course to take? Download our learning path to find the right course level and topic for the next step in your career development.

Workshops Limited Time - $99

Workshop: Introduction to Versal ACAP Programmable Logic ArchitectureSeptember 23, 2021
Workshop: Introduction to Versal ACAP Embedded Processor ArchitectureSeptember 28, 2021
Workshop: Introduction to Versal AI EngineSeptember 29, 2021

Programmable Logic Architecture for the Versal ACAPHardent Exclusive
Embedded Processor Architecture for the Versal ACAPHardent Exclusive
Designing with the Versal ACAP: Network on ChipNew
Designing with Versal AI Engine 1: Architecture and Design Flow
Designing with Versal AI Engine 2: Graph Programming with AI Engine Kernels
Designing with Versal AI Engine 3: Kernel Programming and OptimizationNew
Designing with the Versal ACAP: Power and Board DesignNew
Designing with the Versal ACAP: PCI Express SystemsNew

Vitis Unified Software Platform

High-Level Synthesis with the Vitis HLS ToolNew
Accelerating Applications with the Vitis Unified Software Environment
Developing AI Inference Solutions with the Vitis AI Platform
Migrating to the Vitis Embedded Software Development IDE Workshop

VIVADO DESIGN SUITE / FPGA DESIGN

FPGA Design with Vivado Design Suite: The EssentialsHardent Exclusive
Designing with the UltraScale and UltraScale+ Architectures
Improve Your Vivado Design Suite ProductivityHardent Exclusive
Vivado Design Suite Advanced XDC and Static Timing Analysis with Design MethodologyHardent Exclusive
Advanced Hardware Debugging Techniques Using Vivado Design SuiteHardent Exclusive
Designing with Dynamic Function eXchange (DFX) Using the Vivado Design SuiteNew
Advanced Timing Closure Techniques for the Vivado Design SuiteHardent Exclusive

High-Level Synthesis with the Vitis HLS ToolNew
DSP Primer
DSP Design Using System Generator

CONNECTIVITY DESIGN

Designing with the Zynq UltraScale+ RFSoC
Designing with Xilinx Serial Transceivers
Introduction to Signal Integrity for Xilinx FPGAs
Designing with Ethernet MAC Controllers

EMBEDDED SYSTEM DESIGN - ACCELERATION

Accelerating Applications with the Vitis Unified Software Environment

EMBEDDED SYSTEM DESIGN - LINUX DEVELOPMENT

Embedded Design with PetaLinux Tools

EMBEDDED SYSTEM DESIGN - ZYNQ-7000 SOC AND ZYNQ US+ MPSOC

Embedded System Design for the Zynq UltraScale+ MPSoCHardent Exclusive
Embedded Systems Design
Embedded Systems Software Design

FUNCTIONAL VERIFICATION

SystemVerilog for VerificationHot Topic
SystemVerilog Assertions
Introduction to UVMHot Topic
Advanced UVM
SystemVerilog for Verification (On-Demand)Start Now!
SystemVerilog Assertions (On-Demand)Start Now!
Introduction to UVM (On-Demand)Start Now!

Designing with VHDLHot Topic
SystemVerilog for Design
Verilog for Design
Verilog Fundamentals for SystemVerilog

PROGRAMMING LANGUAGES

Introduction to Perl
Introduction to TCL-tk
Essential Tcl Scripting for the Vivado Design Suite

System Level Modeling and Verification

Introduction to C++ for Modeling
SystemC Introduction for Modeling with TLM 2.0
TLM 2.0

Webinar: Achieve Faster Timing Closure in the Vivado Design Suite with the UltraFast Design Methodology (REL)September 30, 2021
Webinar: Zynq UltraScale+ MPSoC Booting and Configuration (REL)October 18, 2021
Webinar: Developing Algorithms for the Versal ACAP (REL)
Webinar: How to Use the Versal ACAP Programmable Network on Chip (NoC) (REL)
Webinar: Algorithm Acceleration Using Xilinx Platforms (REL)
Webinar: Debugging Tips for the Vivado Design Suite (REL)
Webinar: Error Injection Strategies for UVM-Based Verification (REL)
Webinar: An Introduction to the UVM Register Layer (REL)

Mary-Ann Conly

Training Coordinator

$99 Versal ACAP Workshops

Intro to Versal ACAP Programmable Logic Architecture
September 23, Live Online
More info

Intro to Versal ACAP Embedded Processor Architecture
September 28, Live Online
More info

Intro to Versal AI Engine
September 29, Live Online
More info

Training Webinars

Achieve Faster Timing Closure in Vivado
September 30

Zynq UltraScale+ MPSoC: Boot & Config
October 18

Webinars are free to attend and include a live Q&A with our trainers

Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Hardent VESA DSC and FEC IP Cores Licensed by Kinetic Technologies

Kinetic Technologies selects Hardent’s IP cores to create ultra-low power MST hub with VESA DSC support.

Hardent Joins Samsung SAFE™ IP Partner Program & Launches New Display IP Subsystem Solution in Collaboration with Rambus

New Rambus MIPI® DSI-2℠ / Hardent VESA® DSC host IP subsystem supports Samsung Foundry customers designing next-generation display products.

Hardent Selected as Design Services Provider for New Xilinx Kria SOMs

Hardent will support AI developers, embedded developers, and system architects to develop applications using the latest Xilinx device family.

Upcoming Sessions

Sep 20–22

Advanced VHDL for Verification

Sep 22

Introduction to Signal Integrity for Xilinx FPGAs

Sep 23

Workshop: Introduction to Versal ACAP Programmable Logic Architecture

Sep 27–29

Advanced Timing Closure Techniques for the Vivado Design Suite

Complete Course Schedule

Contact Hardent

Mary-Ann Conly

Training Coordinator

HardentMontreal

450 rue Saint-Pierre, suite 300

Montreal

,

QC

H2Y 2M9

Canada

T +1 (514) 284-5252

F +1 (514) 284-5052

First Name

Last Name

Title

Company

Phone

Email

City

Country

Subject

Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson

Sr. Director Global ASIC/FPGA/IP Development

ADVA Optical Networking

More testimonials

Training Partners

Hardent © 2002-2021.

All rights reserved.

Privacy Policy