Useful commands for design analysis in the Vivado Design Suite that will help you save time and meet your performance goals! More and more FPGA designs these days have requirements that demand a wide and fast data processing pipeline. This is especially true with video pipelines processing streams of 8K at 120Hz or telecommunication applications […]

Hardent & Willamette HDL Named by Breker Verification Systems As Portable Test & Stimulus Standard (PSS) Training Provider For Trek5 Tool Suite

New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.

Hardent and Willamette HDL Develop New Portable Test and Stimulus Standard Training Course

New PSS training course equips engineers using Cadence Perspec with the skills needed to accelerate SoC verification.

Upcoming Sessions

Jan 23–25

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

Jan 28–30

Embedded System Design for the Zynq UltraScale+ MPSoC

Jan 28–30

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

Jan 28–31

SystemVerilog for Verification

Complete Course Schedule

Mary-Ann Conly

Training Coordinator

HardentMontreal

450 rue Saint-Pierre, suite 300

Montreal

H2Y 2M9

Canada

T +1 (514) 284-5252

F +1 (514) 284-5052

First Name

Last Name

Title

Company

Phone

City

Country

Subject

I would like to receive electronic communications from Hardent Inc. about new training courses, advancements in electronic design and information on Hardent's services. I am aware that I can withdraw my consent at any time. For further information, please refer to our privacy policy.