Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Xilinx & Verification Training Courses
Quality training delivered by industry experts
Back to
Course scheduleCourse list

Advanced Timing Closure Techniques for the Vivado Design Suite

Learn advanced Vivado timing closure techniques to improve FPGA design speed and reliability.

Achieving repeatable and reliable timing is the designer’s ultimate goal. The task of writing timing constraints and validating the design against those constraints is commonly referred to as Timing Closure. This process is essential for every design. This course will provide experienced Vivado® Design Suite users with the skills to ensure that their designs work reliably over process, voltage, and temperature variations.

You will learn the FPGA design best practices and skills to be successful using the Vivado Design Suite. This includes the necessary skills to improve design speed and reliability including: system reset design, synchronization circuits, optimum HDL coding techniques, and timing closure techniques using the Vivado Design Suite. This course encapsulates this information within the UltraFast™ Design Methodology Guide. The UltraFast Design Methodology checklist is also introduced.

Release date

April 2019

Level

FPGA 4

Training duration

3 day

Price

USD 2400 or 24 Training Credits

Course Part Number

HDT-TCUFDM-ILT

Who Should Attend?

Existing Xilinx Vivado Design Suite FPGA designers

Prerequisites

  • FPGA design experience
  • Completion of the Essentials of FPGA Design, Designing for Performance, and Advanced FPGA XDC and Static Timing Analysis courses or equivalent knowledge of Xilinx Vivado Design Suite software implementation tools, techniques, Xilinx architecture, and FPGA design techniques. Completion of the Vivado Design Suite for ISE Project Navigator Users course is strongly recommended.
  • Intermediate VHDL or Verilog knowledge
  • Advanced FPGA XDC and Static Timing Analysis using the Vivado Design Suite course (Recommended)
  • Vivado Design Suite for ISE Software Project Navigator Users course (Recommended)

Software Tools

  • Vivado Design or System Edition 2020.1

Hardware

  • Architecture: UltraScale™ and 7 series FPGAs
  • Demo board: None

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Explain the impact that manufacturing process variations have on timing analysis and describe how min/max timing analysis information is conveyed in a timing report
  • Describe all of the options available with the report_timing and report_timing_summary commands
  • Describe the UltraFast design methodology checklist
  • Identify key areas to optimize your design to meet your design goals and performance objectives
  • Define a properly constrained design
  • Build resets into your system for optimum reliability and design speed
  • Build a more reliable design that is less vulnerable to metastability problems and requires less design debugging later in the development cycle
  • Use Vivado Design Suite reports and utilities to full advantage, especially the Clock Interaction report
  • Identify timing closure techniques using the Vivado Design Suite
  • Describe how the UltraFast design methodology techniques work effectively through case study/lab experience

Course Outline

  • UltraFast Design Methodology: Planning {Lecture}
  • UltraFast Design Methodology: Design Creation and Analysis {Lecture}
  • HDL Coding Techniques {Lecture}
  • Resets {Lecture, Lab}
  • Baselining and Timing Constraints Validation {Lecture, Lab}
  • Timing Analysis Features and Reports {Lecture}
  • Synthesis Attributes {Lecture}
  • Analyzing Implementation Results {Lecture}
  • Performing Timing Analysis {Lecture}
  • Understanding Timing Closure Criteria {Lecture}
  • CDC Analysis {Lecture}
  • Analyzing and Resolving Timing Violations {Lecture}
  • Timing Methodology Checks {Lecture}
  • Synthesis Analysis and Timing Closure {Lecture}
  • Implementation Analysis and Timing Closure {Lecture}
  • Common Timing Closure Techniques {Lecture}
  • Physical Optimization {Lecture, Lab}
  • Floorplanning {Lecture, Lab}
  • Understanding Congestion {Lecture}
  • Incremental Compile Flow {Lecture, Lab}
  • Implementation Strategies and Directives {Lecture}

Topic Descriptions

  • UltraFast Design Methodology: Planning – Introduces the methodology guidelines on planning and the UltraFast Design Methodology checklist.
  • UltraFast Design Methodology: Design Creation and Analysis – Overview of the methodology guidelines on design creation and analysis.
  • HDL Coding Techniques – Covers basic digital coding guidelines used in an FPGA design.
  • Resets – Investigates the impact of using asynchronous resets in a design.
  • Baselining and Timing Constraints Validation – Use Xilinx-recommended baselining procedures to progressively meet timing closure and validate timing constraints.
  • Timing Analysis Features and Reports – Use the Vivado Design Suite to analyze pre and post-implementation timing, and use the timing summary report to achieve sign-off criteria for timing closure.
  • Synthesis Attributes – Discusses how to use synthesis attributes to alter the design to improve quality of results.
  • Analyzing Implementation Results – Analyze the design at different stages to understand and progressively improve results.
  • Performing Timing Analysis – Understand how and when to explore timing details using the multitude of reports available within the Vivado Design Suite.
  • Understanding Timing Closure Criteria – Investigates proper design methodology for rapid design timing closure.
  • CDC Analysis Circuits – Covers Vivado Design Suite tools and reports used synchronization circuits to analyze clock domain crossings.
  • Analyzing and Resolving Timing Violations – Discusses how to use the Vivado Design Suite to identify the main timing characteristic contributing to each timing violation and apply the correct resolution techniques.
  • Timing Methodology Checks – Use Vivado Design Suite Design Rules to identify correct design techniques and timing methodology.
  • Synthesis Analysis and Timing Closure – Investigates post-synthesis analysis techniques and options to improve design timing.
  • Implementation Analysis and Timing Closure – Investigates post-implementation analysis techniques and options to improve design timing.
  • Common Timing Closure Techniques – Discusses techniques and methodology used to address common timing issues.
  • Physical Optimization – Use physical optimization techniques for timing closure.
  • Floorplanning – Introduction to Floorplanning and how to use Pblocks while floorplanning.
  • Understanding Congestion – Understand how to identify device congestion with Vivado design flows.
  • Incremental Compile Flow – Utilize the incremental compile flow to improve design results.
  • Implementation Strategies and Directives – Discusses how to use implementation strategies and directives to help achieve timing closure on very challenging designs.

Special Comments

Please download the respective PDF of your course: *

  • Advanced_Timing_Closure_Techniques_for_the_Vivado_Design_Suite_hdt-tcufdm_2020-1_ilt_H.pdf

Related Course

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

View course
Contact HardentContact me
Your Trainer, Reg
Have a question about the course?

Course Schedule

  • Jun 08–10, 2021
    Live E-Learning
    Register
  • Jul 27–29, 2021
    Live E-Learning
    Register
Wondering Which Course to Take?

Download our learning path guide to find the right course level and topic for the next step in your career development.

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Upcoming Sessions
Apr 26–29
Introduction to UVM
Register
Apr 27–28
Designing with Xilinx Serial Transceivers
Register
May 03–04
Designing with Versal AI Engine 2: Graph Programming with AI Engine Kernels
Register
May 05–06
Designing with the Versal ACAP: Embedded Processor Architecture and Methodology
Register
Complete Course Schedule
Latest News
Contact Us
Mixel, Rambus and Hardent Collaborate to Deliver State-of-the-Art Integrated MIPI Display Subsystem Solution
Mixel, Rambus and Hardent collaborate to offer a complete display IP subsystem solution.
More
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Upcoming Sessions
Apr 26–29
Introduction to UVM
Register
Apr 27–28
Designing with Xilinx Serial Transceivers
Register
May 03–04
Designing with Versal AI Engine 2: Graph Programming with AI Engine Kernels
Register
May 05–06
Designing with the Versal ACAP: Embedded Processor Architecture and Methodology
Register
Complete Course Schedule
Contact Hardent
Your Trainer, Reg
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy