Designing FPGAs Using the Vivado Design Suite 3

Who Should Attend?

Prerequisites

• Designing FPGAs Using the Vivado Design Suite 1 course
• Designing FPGAs Using the Vivado Design Suite 2 course
• Intermediate HDL knowledge (VHDL or Verilog)
• Solid digital design background

Skills gained

• Employ good alternative design practices to improve design reliability
• Define a properly constrained design
• Apply baseline constraints to determine if internal timing paths meet design timing objectives
• Optimize HDL code to maximize the FPGA resources that are inferred and meet performance goals
• Build a more reliable design that is less vulnerable to metastability problems and requires less design debugging later in the development cycle
• Increase performance by utilizing FPGA design techniques
• Use Vivado Design Suite reports and utilities to full advantage, especially the Clock Interaction report
• Describe how to enable remote debug

Course Outline

• UltraFast Design Methodology: Implementation {Lecture}
• Vivado Design Suite Non-Project Mode {Lecture}
• Baselining {Lecture, Lab, Demo}
• Pipelining {Lecture, Lab}
• Inference {Lecture, Lab}
• Revision Control Systems in the Vivado Design Suite {Lecture, Lab}
• Timing Simulation {Lecture, Lab}
• Synchronization Circuits {Lecture, Lab, Case Study}
• Report Clock Interaction {Lecture, Demo}
• Report Datasheet {Lecture, Demo}
• Report QoR {Lecture}
• Dynamic Power Estimation Using Vivado Report Power {Lecture, Lab}
• Configuration Modes {Lecture}
• Netlist Insertion Debug Probing Flow {Lecture, Lab}
• Sampling and Capturing Data in Multiple Clock Domains {Lecture, Lab}
• JTAG to AXI Master Core {Lecture, Demo}
• Debug Flow in an IP Integrator Block Design {Lecture, Lab}
• Remote Debugging Using the Vivado Logic Analyzer {Lecture, Lab}
• Manipulating Design Properties Using Tcl {Lecture, Lab}

Topic Descriptions

• UltraFast Design Methodology: Implementation – Introduces the methodology guidelines covered in this course.
• Vivado Design Suite Non-Project Mode – Create a design in the Vivado Design Suite non-project mode.
• Baselining – Use Xilinx-recommended baselining procedures to progressively meet timing closure.
• Pipelining – Use pipelining to improve design performance.
• Inference – Infer Xilinx dedicated hardware resources by writing appropriate HDL code.
• Revision Control Systems in the Vivado Design Suite – Use version control systems with Vivado design flows.
• Timing Simulation – Simulate the design post-implementation to verify that a design works properly on hardware.
• Synchronization Circuits – Use synchronization circuits for clock domain crossings.
• Report Clock Interaction – Use the clock interaction report to identify interactions between clock domains.
• Report Datasheet – Use the datasheet report to find the optimal setup and hold margin for an I/O interface.
• Report QoR – Use the QoR Assessment and QoR Suggestions reports to analyze the timing for a design.
• Dynamic Power Estimation Using Vivado Report Power – Use an SAIF (switching activity interface format) file to determine accurate power consumption for a design.
• Configuration Modes – Understand various configuration modes and select the suitable mode for a design.
• Netlist Insertion Debug Probing Flow - Covers the netlist insertion flow of the debug using the Vivado logic analyzer.
• Sampling and Capturing Data in Multiple Clock Domains - Overview of debugging a design with multiple clock domains that require multiple ILAs.
• JTAG to AXI Master Core – Use this debug core to write/read data to/from a peripheral connected to an AXI interface in a system that is running in hardware.
• Debug Flow in an IP Integrator Block Design – Insert the debug cores into IP integrator block designs.
• Remote Debugging Using the Vivado Logic Analyzer – Use the Vivado logic analyzer to configure an FPGA, set up triggering, and view the sampled data from a remote location.
• Manipulating Design Properties Using Tcl – Query your design and make pin assignments by using various Tcl commands.

Please download the respective PDF of your course: *

• Designing_FPGAs_Using_the_Vivado_Design_Suite_3_fpga-vdes3_2018-3_ilt_H.pdf