Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Xilinx & Verification Training Courses
Quality training delivered by industry experts
Back to
Course scheduleCourse list

Designing FPGAs Using the Vivado Design Suite 3

This intermediate FPGA design course covers key timing closure & HDL coding techniques including how to use the Vivado logic analyzer.

Learn how to effectively employ timing closure techniques.

This course includes:
  • Demonstrating timing closure techniques such as baselining, pipelining, and synchronization circuits
  • Showing optimum HDL coding techniques that help with design timing closure
  • Illustrating the advanced capabilities of the Vivado® logic analyzer to debug a design.


This course builds further on the previous Designing FPGAs Using the Vivado Design Suite courses.

Release date

13 April, 2017

Level

FPGA 3

Training duration

2 day

Price

USD 1600 or 16 Training Credits

Course Part Number

FPGA-VDES3-ILT

Who Should Attend?

FPGA designers with intermediate knowledge of HDL and FPGA architecture and some experience with the Vivado Design Suite

Prerequisites

  • Designing FPGAs Using the Vivado Design Suite 1 course
  • Designing FPGAs Using the Vivado Design Suite 2 course
  • Intermediate HDL knowledge (VHDL or Verilog)
  • Solid digital design background

Software Tools

  • Vivado Design or System Edition 2020.1

Hardware

  • Architecture: UltraScale™ family
  • Demo board: Zynq® UltraScale+™ ZCU104 board

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Employ good alternative design practices to improve design reliability
  • Define a properly constrained design
  • Apply baseline constraints to determine if internal timing paths meet design timing objectives
  • Optimize HDL code to maximize the FPGA resources that are inferred and meet performance goals
  • Build a more reliable design that is less vulnerable to metastability problems and requires less design debugging later in the development cycle
  • Increase performance by utilizing FPGA design techniques
  • Use Vivado Design Suite reports and utilities to full advantage, especially the Clock Interaction report
  • Describe how to enable remote debug

Course Outline

  • UltraFast Design Methodology: Implementation – Introduces the methodology guidelines covered in this course.{Lecture}
  • Vivado Design Suite Non-Project Mode – Create a design in the Vivado Design Suite non-project mode. {Lecture}
  • Baselining – Use Xilinx-recommended baselining procedures to progressively meet timing closure. {Lecture, Demo, Lab}
  • Pipelining – Use pipelining to improve design performance. {Lecture, Lab}
  • Inference – Infer Xilinx dedicated hardware resources by writing appropriate HDL code.{Lecture, Lab}
  • Revision Control Systems in the Vivado Design Suite – Use version control systems with Vivado design flows. {Lecture, Lab}
  • Timing Simulation – Simulate the design post-implementation to verify that a design works properly on hardware. {Lecture, Lab}
  • Synchronization Circuits – Use synchronization circuits for clock domain crossings. {Lecture, Lab, Case Study}
  • Report Clock Interaction – Use the clock interaction report to identify interactions between clock domains. {Lecture, Demo}
  • Report Datasheet – Use the datasheet report to find the optimal setup and hold margin for an I/O interface. {Lecture, Demo}
  • Report QoR – Use the QoR Assessment and QoR Suggestions reports to analyze the timing for a design.{Lecture}
  • Dynamic Power Estimation Using Vivado Report Power – Use an SAIF (switching activity interface format) file to determine accurate power consumption for a design. {Lecture, Lab}
  • Configuration Modes – Understand various configuration modes and select the suitable mode for a design. {Lecture}
  • Netlist Insertion Debug Probing Flow - Covers the netlist insertion flow of the debug using the Vivado logic analyzer.{Lecture, Lab}
  • Sampling and Capturing Data in Multiple Clock Domains - Overview of debugging a design with multiple clock domains that require multiple ILAs. {Lecture, Lab}
  • JTAG to AXI Master Core – Use this debug core to write/read data to/from a peripheral connected to an AXI interface in a system that is running in hardware. {Lecture, Demo}
  • Debug Flow in an IP Integrator Block Design – Insert the debug cores into IP integrator block designs. {Lecture, Lab}
  • Remote Debugging Using the Vivado Logic Analyzer – Use the Vivado logic analyzer to configure an FPGA, set up triggering, and view the sampled data from a remote location. {Lecture, Lab}
  • Manipulating Design Properties Using Tcl – Query your design and make pin assignments by using various Tcl commands.{Lecture, Lab}

Please download the respective PDF of your course: *

  • Designing_FPGAs_Using_the_Vivado_Design_Suite_3_fpga-vdes3_2020-1_ilt_H.pdf

Enquire Now

* The course version can be found in the training registration form

Related Courses

Advanced Timing Closure Techniques for the Vivado Design Suite

View course

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

View course
Contact HardentContact me
Your Trainer, Reg
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Download our learning path guide to find the right course level and topic for the next step in your career development.

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Upcoming Sessions
Mar 03–04
Designing with Versal AI Engine 2
Register
Mar 08–11
Designing with the Versal ACAP: Architecture and Methodology
Register
Mar 08–10
Advanced Timing Closure Techniques for the Vivado Design Suite
Register
Mar 15–18
Introduction to UVM
Register
Complete Course Schedule
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Mar 03–04
Designing with Versal AI Engine 2
Register
Mar 08–11
Designing with the Versal ACAP: Architecture and Methodology
Register
Mar 08–10
Advanced Timing Closure Techniques for the Vivado Design Suite
Register
Mar 15–18
Introduction to UVM
Register
Complete Course Schedule
Contact Hardent
Your Trainer, Reg
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy