Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
Back to
Course scheduleCourse list

Designing with the UltraScale and UltraScale+ Architectures

This Xilinx UltraScale training course will give you an overview of the UltraScale & UltraScale+ architectures.

This course introduces the UltraScale™ and UltraScale+™ architectures to both new and experienced designers.

The emphasis is on:
  • Introducing CLB resources, clock management resources (MMCM and PLL), global and regional clocking resources, m emory and DSP resources, and source-synchronous resources
  • Describing improvements to the dedicated transceivers and Transceiver Wizard
  • Reviewing the Memory Interface Generator (MIG) and DDR4 memory interface capabilities
  • Migrating existing designs and IP to the UltraScale architecture with optimal use of the Vivado® Design Suite

Release date

April 2016

Level

FPGA 3

Training duration

2 days

Price

USD 1600 or 16 Training Credits

Course Part Number

FPGA-US

Who Should Attend?

Anyone who would like to build a design for the UltraScale or UltraScale+ device family

Prerequisites

  • FPGA Design with Vivado Design Suite: The Essentials 1
  • FPGA Design with Vivado Design Suite: The Essentials 2
  • Intermediate VHDL or Verilog knowledge

Software Tools

  • Vivado Design Suite 2021.2

Hardware

  • Architecture: UltraScale and UltraScale+ FPGAs
  • Demo board: None

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Take advantage of the primary UltraScale architecture resources
  • Describe the new CLB capabilities and the impact that they make on your HDL coding style
  • Define the block RAM, FIFO, and DSP resources available
  • Describe the new type of memory structures available in UltraScale+ devices, such as UltraRAM and the high bandwidth memory (HBM) available in Virtex UltraScale+ devices
  • Properly design for the I/O and SERDES resources
  • Identify the MMCM, PLL, and clock routing resources included
  • Identify the hard IP resources available for implementing high-performance DDR4 memory interfaces
  • Describe the additional features of the dedicated transceivers
  • Effectively migrate your IP and design to the UltraScale architecture as quickly as possible

Course Outline

  • Introduction to the UltraScale Architecture - Review the UltraScale architecture, which includes enhanced CLB resources, DSP resources, etc. {Lecture}
  • UltraScale Architecture CLB Resources - Examine the CLB resources, such as the LUT and the dedicated carry chain, in the UltraScale architecture. {Lecture, Lab}
  • HDL Coding Techniques - Covers basic digital coding guidelines used in an FPGA design. {Lecture, Lab}
  • UltraScale Architecture Clocking Resources - Use the Clocking Wizard to configure a clocking subsystem to provide various clock outputs and distribute them on the dedicated global clock networks. {Lectures, Lab}
  • FPGA Design Migration - Migrate an existing 7 series design to the UltraScale architecture. {Lecture, Lab}
  • Clocking Migration - Migrate a 7 series design to the UltraScale architecture with a focus on clocking resources. {Lab}
  • UltraScale Architecture Block RAM Memory Resources - Review the block RAM resources in the UltraScale architecture. {Lecture}
  • UltraScale Architecture FIFO Memory Resources - Review the FIFO resources in the UltraScale architecture. {Lecture}
  • UltraRAM Memory - Use UltraRAM for a design requiring a larger memory size than block RAM. {Lecture, Lab}
  • High Bandwidth Memory - Use high bandwidth memory (HBM) for applications requiring high bandwidth. {Lecture, Demo}
  • UltraScale Architecture DSP Resources - Review the DSP resources in the UltraScale architecture. {Lecture, Lab}
  • Design Migration Software Recommendations - List the Xilinx software recommendations for design migrations from 7 series to the UltraScale architecture. {Lecture}
  • DDR3 MIG Design Migration - Migrate a 7 series MIG design to the UltraScale architecture. {Lab}
  • DDR4 Design Creation Using MIG - Create a DDR4 memory controller with the Memory Interface Generator (MIG) utility. {Lab}
  • UltraScale Architecture I/O Resources Overview - Review the I/O resources in the UltraScale architecture. {Lecture}
  • UltraScale Architecture I/O Resources: Component Mode - Implement a high-performance, source-synchronous interface using I/O resources in Component mode for the UltraScale architecture. {Lecture, Lab}
  • UltraScale Architecture I/O Resources: Native Mode - Implement a high-performance, source-synchronous interface using I/O resources in Native mode for the UltraScale architecture. {Lecture, Lab}
  • Design Migration Methodology - Review the migration methodology recommended by Xilinx for design migrations.{Lecture}
  • 10G PCS/PMA and MAC Design Migration - Migrate a successfully implemented 7 series design containing the 10G Ethernet MAC and 10G PCS/PMA IP to an UltraScale FPGA. {Lab}
  • UltraScale Architecture Transceivers - Review the enhanced features of the transceivers in the UltraScale architecture. {Lecture}
  • UltraScale FPGAs Transceivers Wizard - Use the Transceivers Wizard to build a design that uses a single serial transceiver and observe the created file structures.{Lecture, Lab, Demo}
  • Introduction to the UltraScale+ Families - Identify the enhancements made to the UltraScale architecture in the UltraScale+ architecture families. {Lecture}

Enquire Now

Contact HardentContact me
Your Trainer, Rick
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Free Webinar

May 5 | 14:00 EST
Developing Algorithms for Versal ACAP: Optimization

Includes a live Q&A session with our trainer Reg Zatrepalek!

Upcoming Sessions
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Your Trainer, Rick
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Having worked in the past with independent electronic design consultants, we appreciate Hardent’s quality, team work and timely service. The company has excellent project management skills, open communication, constant follow-up and a flexible approach. We have been working with Hardent for about two years now. Though initially I was not excited about outsourcing R&D, I feel that I can 100% count on Hardent, as they know their business well and they directed us toward good technical decisions.

Michel Bitar
R&D/ I.T Manager
Prodco International Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy