Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
Back to
Course scheduleCourse list

Designing with the Versal ACAP: Architecture and Methodology

5-day course providing an overview of the Versal ACAP architecture and design methodology.

This course helps you to learn about Versal™ ACAP architecture and design methodology.

The emphasis of this course is on:
  • Reviewing the architecture of the Versal ACAP
  • Describing the different engines available in the Versal architecture and what resources they contain
  • Utilizing the hardened blocks available in the Versal architecture
  • Using the design tools and methodology provided by Xilinx to create complex systems
  • Describing the network on chip (NoC) and AI Engine concepts and their architectures
  • Performing system-level simulation and debugging


Hardent offers two separate discipline-based sessions to complete the Versal ACAP Architecture and Methodology training. These can be taken in either order or individually based on your learning objectives.
  • Programmable logic focused session (3 days): Programmable Logic Architecture for the Versal ACAP
  • Embedded processor focused session (2 days): Embedded Processor Architecture for the Versal ACAP


  • Register to take the above two sessions together and a 20% discount will be applied to your registration fees!

    Release date

    December 2020

    Level

    ACAP 1

    Training duration

    5 days

    Price

    Please inquire for pricing

    Course Part Number

    ACAP ARCH

    Who Should Attend?

    Software and hardware developers, system architects, and anyone who wants to learn about the architecture of the Xilinx Versal ACAP device

    Prerequisites

    • Comfort with the C/C++ programming language
    • Vitis™ IDE software development flow
    • Hardware development flow with the Vivado® Design Suite
    • Basic knowledge of UltraScale™/UltraScale+™ FPGAs and Zynq® UltraScale+ MPSoCs

    Software Tools

    • Vivado Design Suite 2020.2
    • Vitis unified software platform 2020.2
    • PetaLinux Tools 2020.2

    Hardware

    • Architecture: Xilinx Versal ACAPs

    Skills gained

    After completing this comprehensive training, you will have the necessary skills to:
    • Describe the Versal ACAP architecture at a high level
    • Describe the various engines in the Versal ACAP device
    • Use the various blocks from the Versal architecture to create complex systems
    • Perform system-level simulation and debugging
    • Identify and apply different design methodologies

    Course Outline

    • Introduction - Talks about the need for Versal devices and gives an overview of the different Versal families. {Lecture}
    • Architecture Overview - Provides a high-level overview of the Versal architecture, illustrating the various engines available in the Versal architecture. {Lecture}
    • Design Tool Flow - Maps the various engines in the Versal architecture to the tools required and describes how to target them for final image assembly. {Lecture, Lab}
    • Adaptable Engines (PL) - Describes the logic resources available in the Adaptable Engine. {Lecture}
    • Processing System - Reviews the Cortex™-A72 processor APU and Cortex-R5 processor RPU that form the Scalar Engine. The platform management controller (PMC), processing system manager (PSM), I/O peripherals, and PS-PL interfaces are also covered. {Lecture}
    • PMC and Boot and Configuration - Describes the platform management controller, platform loader and manager (PLM) software and boot and configuration. {Lecture, Lab}
    • SelectIO Resources - Describes the I/O bank, SelectIO™ interface, and I/O delay features. {Lecture}
    • Clocking Architecture - Discusses the clocking architecture, clock buffers, clock routing, clock management functions, and clock de-skew. {Lecture, Lab}
    • System Interrupts - Discusses the different system interrupts and interrupt controllers. {Lecture}
    • Timers, Counters, and RTC - Provides an overview of timers and counters, including the system counter, triple timer counter (TTC), watchdog timer, and real-time clock (RTC). {Lecture}
    • Software Build Flow - Provides an overview of the different build flows, such as the do it yourself, Yocto Project, and PetaLinux tool flows. {Lecture, Lab}
    • Software Stack - Reviews the Versal ACAP bare-metal, FreeRTOS, and Linux software stack and their components. {Lecture}
    • DSP Engine - Describes the DSP58 slice and compares the DSP58 slice with the DSP48 slice. DSP58 modes are also covered in detail. {Lecture}
    • AI Engine - Discusses the AI Engine array architecture, terminology, and AIE interfaces. {Lecture}
    • NoC Introduction and Concepts - Covers the reasons to use the network on chip, its basic elements, and common terminology. {Lecture, Lab}
    • Device Memory - Describes the available memory resources, such as block RAM, UltraRAM, LUTRAM, embedded memory, OCM, and DDR. The integrated memory controllers are also covered. {Lecture}
    • Programming Interfaces - Reviews the various programming interfaces in the Versal ACAP. {Lecture}
    • Application Partitioning - Covers what application partitioning is and how the mapping of resources based on the models of computation can be performed. {Lecture}
    • PCI Express and CCIX - Provides an overview of the CCIX PCIe module and describes the PL and CPM PCIe blocks. {Lecture, Lab}
    • Serial Transceivers - Describes the transceivers in the Versal ACAP. {Lecture}
    • Power and Thermal Solutions - Discusses the power domains in the Versal ACAP as well as power optimization and analysis techniques. Thermal design challenges are also covered. {Lecture}
    • Debugging - Covers the Versal ACAP debug interfaces, such as the test access port (TAP), debug access port (DAP) controller, and high-speed debug port (HSDP). {Lecture, Lab}
    • Security Features - Describes the security features of the Versal ACAP. {Lecture}
    • System Simulation - Explains how to perform system-level simulation in a Versal ACAP design. {Lecture, Lab}
    • System Design Methodology - Reviews the Xilinx-recommended methodology for designing a system. {Lecture}

    Please download the respective PDF of your course: *

    • Designing_with_the_Versal_ACAP_Architecture_and_Methodology_acap-arch_2020-2_ilt_H.pdf

    Enquire Now

    Related Courses

    Designing with Versal AI Engine 2: Graph Programming with AI Engine Kernels

    View course

    Designing with Versal AI Engine 3: Kernel Programming and Optimization

    View course
    Contact HardentContact me
    Mary-Ann Conly
    Training Coordinator

    Course Schedule

    • Enquire Now
    Wondering Which Course to Take?

    Check out our full course list or download our learning path guide to find the right course level and topic for you!

    Training Funding

    From Xilinx training credits to government funding, there are several options available to help you cover training costs.

    See our list of resources
    Free Webinar

    May 5 | 14:00 EST
    Developing Algorithms for Versal ACAP: Optimization

    Includes a live Q&A session with our trainer Reg Zatrepalek!

    Upcoming Sessions
    Latest News
    Contact Us
    Rambus Completes Acquisition of Hardent
    Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
    More
    Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
    Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
    More
    Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
    Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
    More
    Upcoming Sessions
    Contact Hardent
    Mary-Ann Conly
    Training Coordinator
    HardentMontreal
    450 rue Saint-Pierre, suite 300
    Montreal
    ,
    QC
    H2Y 2M9
    Canada
    T +1 (514) 284-5252
    F +1 (514) 284-5052
    Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

    Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

    Nicolas Gonthier
    Hardware Design Manager
    Verint Systems Canada Inc.
    More testimonials
    Hardent © 2002-2022.
    All rights reserved.
    • Privacy Policy