Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Xilinx & Verification Training Courses
Quality training delivered by industry experts
Back to
Course scheduleCourse list

Developing AI Inference Solutions with the Vitis AI Platform

This training introduces the Vitis AI development environment for anyone wanting to accelerate their software applications using Xilinx devices.

This course describes how to use the Vitis™ AI development platform in conjunction with DNN algorithms, models, inference and training, and frameworks on cloud and edge computing platforms.

The emphasis of this course is on:
  • Illustrating the Vitis AI tool flow
  • Utilizing the architectural features of the Deep Learning Processor Unit (DPU)
  • Optimizing a model using the AI quantizer and AI compiler
  • Utilizing the Vitis AI Library to optimize pre-processing and post-processing functions
  • Creating a custom platform and application
  • Deploying a design

Release date

May 2020

Level

AI 3

Training duration

2 days

Price

USD 1800 or 18 Training Credits

Course Part Number

AI-INFER

Who Should Attend?

Software and hardware developers, AI/ML engineers, data scientists, and anyone who needs to accelerate their software applications using Xilinx devices

Prerequisites

  • Basic knowledge of machine learning concepts
  • Comfort with the C/C++/Python programming language
  • Software development flow

Software Tools

  • Vitis AI development environment 1.1
  • Vivado Design Suite 2019.2

Hardware

  • Architecture: Xilinx Alveo™ accelerator cards, Xilinx SoCs, and ACAPs

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Describe Xilinx machine learning solutions with the Vitis AI development environment
  • Describe the supported frameworks, network modes, and pre-trained models for cloud and edge applications
  • Utilize DNN algorithms, models, inference and training, and frameworks on cloud and edge computing platforms
  • Use the Vitis AI quantizer and AI compiler to optimize a trained model
  • Use the architectural features of the DPU processing engine to optimize a model for an edge application
  • Identify the high-level libraries and APIs that come with the Xilinx Vitis AI Library
  • Create a custom hardware overlay based on application requirements
  • Create a custom application using a custom hardware overlay and deploy the design

Course Outline

  • Introduction to the Vitis AI Development Environment - Describes the Vitis AI development environment, which consists of the Vitis AI development kit, for AI inference on Xilinx hardware platforms, including both edge devices and Alveo accelerator cards. {Lecture}
  • Overview of ML Concepts - Overview of ML concepts such as DNN algorithms, models, inference and training, and frameworks. {Lecture}
  • Frameworks Supported by the Vitis AI Development Environment - Discusses the support for many common machine learning frameworks such as Caffe and TensorFlow. {Lecture}
  • Setting Up the Vitis AI Development Environment - Demonstrates the steps to set up a host machine for developing and running AI inference applications on cloud or embedded devices. {Demo}
  • AI Optimizer - Describes the optimization of a trained model that can prune a model up to 90%.This topic is for advanced users and will be covered in detail in the Advanced ML training course. {Lecture}
  • AI Quantizer and AI Compiler - Describes the AI quantizer, which supports model quantization, calibration, and fine tuning. Also describes the AI compiler tool flow. With these tools, deep learning algorithms can deploy in the Deep Learning Processor Unit (DPU), which is an efficient hardware platform running on a Xilinx FPGA or SoC. {Lecture, Lab}
  • AI Profiler and AI Debugger - Describes the AI profiler, which provides layer-by-layer analysis to help with bottlenecks. Also covers debugging the DPU running result. {Lecture}
  • Introduction to the Deep Learning Processor Unit (DPU) - Describes the Deep Learning Processor Unit (DPU) and its variants for edge and cloud applications. {Lecture}
  • DPU-V1 Architecture Overview - Overview of the DPU-V1 architecture, supported CNN operations, and design considerations. {Lecture}
  • DPU-V2 Architecture Overview - Overview of the DPU-V2 architecture, supported CNN operations, DPU data flow, and design considerations. {Lecture}
  • Vitis AI Library - Reviews the Vitis AI Library, which is a set of high-level libraries and APIs built for efficient AI inference with the DPU. It provides an easy-to-use and unified interface for encapsulating many efficient and high-quality neural networks. {Lecture, Lab}
  • Creating a Custom Hardware Platform Using the Vivado Design Suite Flow (Edge) - Describes the steps to build a Vivado Design Suite project, add the DPU-V2 IP, and run the design on a target board. {Lab}
  • Creating a Custom Application (Coming Soon) - Illustrates the steps to create a custom application, such as building the Linux image, optimizing the trained model, and using the optimized model to accelerate the design. {Lecture, Lab}
  • Creating a Custom Hardware Platform Using the Vitis Environment Flow (Edge) - Describe the steps to build a Vitis unified software platform project that adds the DPU as the kernel (hardware accelerator) and to run the design on a target board. {Lab}

Please download the respective PDF of your course: *

  • Developing_AI_Inference_Solutions_With_The_Vitis_AI_Platform_ai-infer_2019-2_ilt_H.pdf

Enquire Now

* The course version can be found in the training registration form
Contact HardentContact me
Mary-Ann Conly
Training Coordinator

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Download our learning path guide to find the right course level and topic for the next step in your career development.

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Upcoming Sessions
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Feb 02–03
Designing with the Versal ACAP: Embedded Processor Architecture and Methodology
Register
Feb 03–04
Advanced Hardware Debugging Techniques Using Vivado Design Suite
Register
Complete Course Schedule
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Feb 02–03
Designing with the Versal ACAP: Embedded Processor Architecture and Methodology
Register
Feb 03–04
Advanced Hardware Debugging Techniques Using Vivado Design Suite
Register
Complete Course Schedule
Contact Hardent
Mary-Ann Conly
Training Coordinator
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK