Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Xilinx & Verification Training Courses
Quality training delivered by industry experts
Back to
Course scheduleCourse list

Embedded System Design for the Zynq UltraScale+ MPSoC

This 3-day Zynq UltraScale+ MPSoC course combines hardware, software, and architecture principles for designing with this Xilinx device.

This three-day course focuses on the Zynq UltraScale+ MPSoC family and the development methods needed to start designing your custom embedded system. It includes an overview of the features and capabilities of the device, encompassing implementation options, virtualization, various Linux implementations, booting and configuring a system, safety and security, and power management. Details of the Processor System (PS) and Programmable Logic (PL) are also covered in detail, including best-practices for interfacing the two with one another. All aspects of defining your embedded system architecture, starting with the hardware configuration and then running through the software implementation, will be covered.

Release date

July 2017

Level

Embedded Software 3

Training duration

3 days

Price

USD 2400 or 24 Training Credits

Course Part Number

HDT-ZUPSAW

Who Should Attend?

Hardware designers, software developers, and system architects interested in understanding the capabilities and ecosystem of the Zynq UltraScale+ MPSoC device.

Prerequisites

  • Suggested: Understanding of the Zynq-7000 architecture
  • Basic familiarity with embedded software development using C/C++
  • General understanding of embedded and real-time operating systems
  • Familiarity with issues related to implementing a complex embedded system

Software Tools

  • Vivado® Design Suite 2020.1
  • Vitis unified software platform 2020.1
  • Hardware emulation environment:
  • VirtualBox
  • QEMU
  • Ubuntu desktop
  • PetaLinux

Hardware

  • Host computer for running the above software

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Outline the high-level architecture of the Zynq UltraScale+ MPSoC device
  • Define the underlying implementation of the application processing unit (APU) and real-time processing unit (RPU) to make best use of their capabilities
  • Effectively use power management strategies and leverage the capabilities of the platform management unit (PMU)
  • Utilize QEMU to emulate hardware and software behavior
  • Define the boot sequences appropriate to the needs of the system
  • List the various power domains and how they are controlled
  • Describe the connectivity between the processing system (PS) and programmable logic (PL)
  • Distinguish between asymmetric multi-processing (AMP) and symmetric multi-processing (SMP) environments
  • Identify several Linux options for the MPSoC
  • Identify mechanisms to secure and safely run the system
  • Identify situations when the ARM® TrustZone technology and/or a hypervisor should be used

Course Outline

  • Zynq UltraScale+ MPSoC Architecture Overview {Lectures, Lab}
  • Application Processing Unit {Lectures}
  • Real-Time Processing Unit {Lectures}
  • The Quick Emulator (QEMU) {Lectures, Lab}
  • System Coherency {Lectures}
  • Power Management {Lectures}
  • Platform Management Unit {Lectures, Lab}
  • DDR Controller{Lectures}
  • Clocks and Resets {Lectures}
  • DMA {Lectures}
  • AXI Interfaces and Variations {Lectures, Lab}
  • Creating Custom AXI Peripherals and Drivers {Lectures, Labs}
  • Boot and Configuration {Lectures, Lab}
  • Safety, Security and System Isolation Capabilities and Concepts
  • Software Stack and Ecosystem Support{Lectures}
  • FreeRTOS {Lectures, Lab}
  • Linux Basics and Symmetric Multi-Processing Linux {Lectures}
  • PetaLinux {Lectures, Lab}
  • Yocto Fundamentals {Lectures}
  • OpenAMP {Lectures, Lab}

Topic Descriptions

  • Zynq UltraScale+ MPSoC Architecture Overview – Overview of the Zynq UltraScale+ MPSoC device.
  • Application Processing Unit – Introduction to the components of the APU, specifically the Cortex-A53 processor and how the cluster is configured and managed.
  • Real-Time Processing Unit – Introduction to the various elements within the RPU and different modes of configuration.
  • The Quick Emulator (QEMU) – Introduction to the Quick Emulator, the tool used to emulate software for the Zynq UltraScale+ MPSoC device when hardware is not available.
  • System Coherency – Detailed discussions concerning shared memory and the AXI masters involved.
  • Power Management – Explore the granular power management features of MPSoC devices.
  • Platform Management Unit – Learn how the dedicated PMU can be used to control system-level power and how it can be extended for user custom processes.
  • DDR and QoS – Learn how DDR can be configured to provide the best performance for your system.
  • Clocks and Resets – Overview of clocking and reset, focusing more on capabilities than specific implementations.
  • AXI Interfaces and Variations – Discover how the PS and PL connect enables designers to create more efficient systems.
  • Creating Custom AXI Peripherals and Drivers - Learn how to use the Vivado Create and Package Wizard to create custom AXI IP then simulate it. Use the same wizard to help generate device drivers.
  • Boot and Configuration – Explores the Power-on-reset boot requirements and options.
  • Safety Capabilities and Concepts – Basic exposure to the elements designed into the MPSoC for safety critical designs.
  • Security Capabilities and Concepts– Explores the processing elements used to ensure a secure device. Includes both hardware and software components.
  • System Isolation Capabilities and Concepts – Covers all the hardware and software elements that support the separation of software domains.
  • Ecosystem Support – Overview of supported operating systems, software stacks, hypervisors, etc.
  • Software Stack – Learn what a software stack is and the many stacks used with the Zynq UltraScale+ MPSoC.
  • FreeRTOS – Overview of FreeRTOS, with examples of how it can be used.
  • Linux Basics and Symmetric Multi-Processing Linux – A basic look at what a Linux distribution is made up of and how it leverages the multiple processors of the MPSoC.
  • PetaLinux – Become familiar with the Xilinx productivity tool used to build a custom Linux distribution.
  • Yocto – Compares the kernel building methods between a "pure" Yocto build and the PetaLinux build tool.
  • OpenAMP – Introduction to the Asymmetric Multi-Processing capabilities of the MPSoC.

Special Comments

Please download the respective PDF of your course: *

  • Embedded_System_Design_for_the_Zynq_UltraScale_MPSoC_hdt-zupsaw_2020-1_ilt_H.pdf

* The course version can be found in the training registration form

Related Courses

Embedded Design with PetaLinux Tools

View course

Designing with the Zynq UltraScale+ RFSoC

View course
Contact HardentContact me
Your Trainer, Reg
Have a question about the course?

Course Schedule

  • Feb 09–11, 2021
    Live E-Learning
    Register
  • Mar 16–18, 2021
    Live E-Learning
    Register
  • May 04–06, 2021
    Live E-Learning
    Register
Wondering Which Course to Take?

Download our learning path guide to find the right course level and topic for the next step in your career development.

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Upcoming Sessions
Jan 26–28
Designing with the Zynq UltraScale+ RFSoC
Register
Jan 26–28
Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology
Register
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Complete Course Schedule
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Jan 26–28
Designing with the Zynq UltraScale+ RFSoC
Register
Jan 26–28
Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology
Register
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Complete Course Schedule
Contact Hardent
Your Trainer, Reg
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK