Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
Back to
Course scheduleCourse list

Introduction to the Zynq SoC Architecture

Learn how to implement a system on a chip using the Zynq SoC and programmable logic.

This course provides hardware and firmware engineers with the knowledge on how to best architect a Zynq® System on a Chip (SoC) device project.

This course covers:
  • Describing the architecture of the ARM® Cortex™-A9 processor-based processing system (PS) and the integration of programmable logic (PL)
  • Detailing the individual components that comprise the PS: I/O peripherals, timers, caching, DMA, interrupt, and memory controllers
  • Effectively accessing and using the PS DDR controller from PL user logic
  • Interfacing PL-to-PS efficiently
  • Employing best practice design techniques for implementing functions in the PS or PL

Release date

August 2016

Level

Embedded Hardware and Firmware 3

Training duration

1 day

Price

USD 800 or 8 Training Credits

Course Part Number

EMBD-INTROZARCH

Who Should Attend?

Hardware and firmware engineers who are interested in implementing a system on a chip using the Zynq SoC and programmable logic.

Prerequisites

  • FPGA design experience
  • Completion of the Designing FPGAs Using the Vivado Design Suite 1 course or equivalent knowledge of the Vivado Design Suite implementation tools
  • Basic understanding of C programming
  • Basic understanding of microprocessors
  • Some HDL modeling experience

Software Tools

  • Vivado® Design Suite 2020.1
  • Vitis™ unified software platform 2020.1

Hardware

  • Architecture: Zynq-7000 SoC
  • Demo board: Zynq-7000 SoC ZC702 or ZedBoard*

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Describe the architecture and components that comprise the Zynq SoC processing system (PS)
  • Evaluate a processing system (PS) and programmable logic (PL) AXI interface
  • Identify the boot options for the Zynq SoC

Course Outline

  • Overview - Provides a general overview of the Zynq SoC. {Demo}
  • Application Processor Unit (APU) - Explores the individual components that comprise the APU. {Lab}
  • Input/Output Peripherals - Introduces the components that comprise the IOP block of the Zynq device PS. {Demo}
  • PS-PL Interface - Describes in detail the PS interconnect and how it affects PL architecture decisions. {Demo, Lab}
  • Memory Resources - Explains the operation of the on-chip (OCM) memory and various memory controllers located in the PS. {Demo}
  • Booting - Explains the boot process of the PC and configuration of the PL. {Lab}

Special Comments

*The listed course price is for the in-person training. The cost of the online training is $1200 or 12 Training Credits and includes a ZedBoard that is yours to keep after the training is completed. If you already own a ZedBoard, the overall cost of the online training remains at $800 or 8 Training Credits.

Please download the respective PDF of your course: *

  • Introduction_to_Zynq_SoC_Architecture_embd-introzarch_2020-1_ilt_H.pdf

Enquire Now

Contact HardentContact me
Your Trainer, Reg
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Free Webinar

May 5 | 14:00 EST
Developing Algorithms for Versal ACAP: Optimization

Includes a live Q&A session with our trainer Reg Zatrepalek!

Upcoming Sessions
Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Your Trainer, Reg
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy