Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Xilinx & Verification Training Courses
Quality training delivered by industry experts
Back to
Course scheduleCourse list

Verilog for Design

Verilog for design training that will show you how to write efficient, accurate RTL code for synthesis & basic testbenching/verification techniques.

This 3-day course teaches designers to write efficient, accurate RTL code for synthesis as well as basic testbenching and verification techniques. This course is intended for designers who are new to Verilog and who wish to become familiar with the language, with a particular emphasis on writing RTL code for synthesis. We also cover how to construct testbenches for unit level verification of your RTL code. This course continuously mixes lecture and exercise. There is a simulation exercise for most topics providing a very hands-on experience. Synthesizable constructs are clearly identified and appropriate synthesis coding techniques discussed.

Release date

June 27, 2016

Level

1

Training duration

3 days

Price

USD 2400 or 24 Training Credits

Course Part Number

WHDL-VERDES-100

Who Should Attend?

Design Engineers who want to learn how to write synthesizable RTL code in Verilog as well as simple testbenches to verify the design at a block level.

Prerequisites

  • A background in digital design
  • Programming experience in C or another language is recommended

Software Tools

  • Questa Simulator 10.4c

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Write Verilog procedural code correctly
  • Explain how to declare sequential, combinational, and latch-based structures in Verilog RTL
  • Describe the basic steps of the synthesis process
  • Write a Verilog testbench to exercise and verify your design code to the block level

Course Outline

  • Verilog modeling
  • Using your Simulator
  • Verilog basics
  • Procedural assignments
  • Design a sequential pipe
  • Synthesizing your design
  • Operators
  • Programming statements
  • Sensitivity lists
  • Continuous assignments
  • Primitives
  • Tasks
  • Functions
  • Timing accuracy
  • Verification using Verilog
  • Bi-directionals
  • Synthesis issues
  • Finite State machines exercise

Please download the respective PDF of your course: *

  • Verilog_for_Design_whdl-verdes-100_ilt.pdf

Enquire Now

* The course version can be found in the training registration form
Contact HardentContact me
Your trainer, Tim
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Download our learning path guide to find the right course level and topic for the next step in your career development.

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Upcoming Sessions
Mar 15–18
Introduction to UVM
Register
Mar 16–18
Embedded System Design for the Zynq UltraScale+ MPSoC
Register
Mar 17–18
Xilinx Partial Reconfiguration Tools and Techniques
Register
Mar 22–23
Designing with the Versal ACAP: Programmable Logic Architecture and Methodology
Register
Complete Course Schedule
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Mar 15–18
Introduction to UVM
Register
Mar 16–18
Embedded System Design for the Zynq UltraScale+ MPSoC
Register
Mar 17–18
Xilinx Partial Reconfiguration Tools and Techniques
Register
Mar 22–23
Designing with the Versal ACAP: Programmable Logic Architecture and Methodology
Register
Complete Course Schedule
Contact Hardent
Your trainer, Tim
Have a question about the course?
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

I’ve worked with Hardent for many years and have recommended them a few times in the past. Hardent has always been extremely successful with their clients. They have many flexible ways of working with a client and will negotiate a mutually beneficial solution.

In our case, they just log into our servers and we are in constant contact via IM, email, phone, etc., but they have all their own design tools as well, so they can work either way. Being in the same time zone makes working with them easy. I am sure you will be happy with the outcome of their work. They’ll hit the ground running much faster than a single contractor would.

Marshall Johnson
Sr. Director Global ASIC/FPGA/IP Development
ADVA Optical Networking
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy