This course offers introductory training on the Vivado Design Suite. For those uninitiated to FPGA design, this course will arm you with the proper planning techniques, strategy, and FPGA tool flow to get up and designing an FPGA design now. Learn about Vivado Design Suite projects, the design flow, Xilinx Design Constraints (XDC), and basic timing reports.
Release dateNovember 2015
Training duration1 day
PriceUSD 700 or 7 Training Credits
Course Part NumberFPGA-VDF
Who Should Attend?Digital designers new to FPGA design who need to learn the FPGA design cycle and the major aspects of the Vivado Design Suite
- Basic knowledge of the VHDL or Verilog language
- Digital design knowledge
- Vivado System Edition 2015.3
- Architecture: UltraScale and 7 series FPGAs
- Demo board (optional): Kintex UltraScale FPGA KCU105 board or Kintex-7 FPGA KC705 board
Skills gainedAfter completing this comprehensive training, you will have the necessary skills to:
- Use the New Project wizard to create a new Vivado IDE project
- Describe the supported design flows of the Vivado IDE
- Generate a DRC report to detect and fix design issues early in the flow
- Use the Vivado IDE I/O Planning layout to perform pin assignments
- Explore synthesis and implementation options and directives
- Synthesize and implement the HDL design
- Use the "baselining" process to gain timing closure on the design
- Generate the various reports at synthesis and implementation by using the Tcl Console and Flow Navigator to analyze the design
- Use the Schematic and Hierarchy viewers to analyze and cross probe the design
- Course Agenda
- Vivado Design Flows
- Demo: Vivado IDE Overview
- Lab 1: Vivado IDE Overview
- Vivado Synthesis and Implementation
- I/O Pin Planning
- Demo: Vivado DRC, Synthesis, and Implementation
- Lab 2: Vivado Synthesis and Implementation
- Lab 3: Vivado Design Rule Checker
- Demo: Vivado Reports
- Lab 4: Vivado Reports
- Demo: Basic Design Analysis
- Lab 5: Basic Design Analysis
- Performance Baselining
- Lab 1: Vivado IDE Overview - Create a project by using the New Project wizard in the Vivado IDE. Add files to the project by using the Add Sources wizard. Explore the Project Manager and Flow Navigator and simulate the design. Review the options available in the Flow Navigator.
- Lab 2: Vivado Synthesis and Implementation - Make timing constraints according to the design scenario. Modify synthesis and implementation settings. Synthesize and implement the design. Optionally, generate and download the bitstream to the demo board.
- Lab 3: Vivado Design Rule Checker - Run a DRC report on the elaborated design to detect design issues early in the flow. Fix the DRC violations.
- Lab 4: Vivado Reports - Generate the Timing Summary report and Clock Networks report on the synthesized design. Review the contents of the Timing Summary, Utilization, and Check Timing reports after implementing the design.
- Lab 5: Basic Design Analysis - Synthesize the design and use the Schematic and Hierarchy viewers to analyze the design. Implement the design and analyze some timing-critical paths with the Schematic viewer.
Please download the respective PDF of your course: *
* The course version can be found in the training registration form