• Home
  • About Us
    • History
    • Mission
    • News
    • Calendar
    • Team
    • Partners
    • Case Studies
  • Careers
  • Blog
  • Contact Us
  • Twitter
  • Google+
  • LinkedIn
Xilinx & Functional Verification Training
Learn from industry experts with real-world engineering experience
Back to
Course scheduleCourse list

Webinar: Leveraging The OpenAMP Framework for Heterogeneous Software Architecture (REL)

This webinar is free to watch. A link to the recording will be provided shortly after registration.

Heterogeneous (multi-processor) devices require a more complex software architecture capable of orchestrating multiple, dissimilar processors.

While heterogeneous SoCs are by no means a “new” concept, in the past developers generally only had "raw" access to one processor architecture, on which firmware could be run, with other architectures abstracted away through libraries or tools. Now, however, we're seeing chips that give the developer direct access to multiple architectures. The Xilinx Zynq UltraScale MPSoC is one such example with four ARM Cortex-A53 cores and two Cortex-R5 cores. Additionally, MicroBlaze “soft” processor cores can be added to the FPGA of all Zynq SoC and MPSoC devices.

Using the Xilinx Zynq-7000 SoC and Zynq UltraScale MPSoC as examples, this webinar will look at what the OpenAMP framework is and outline how designers can leverage the framework to run different software platforms concurrently, such as Linux and an RTOS, on different processors within the same SoC whether homogeneous (multi-core), or heterogeneous (multi-processor), or a combination of both.

Please note that there is an issue with the audio in the recording that resolves after the first 3 minutes and 50 seconds. The webinar is presented by Xilinx Authorized Training Provider Hardent.
Release date
July 7, 2017
Level
Training duration
Price
Free
Skills gained
After completing this comprehensive training, you will have the necessary skills to:
  • Learn about Linux Asymmetric Multiprocessing (AMP) on multi-core and heterogeneous devices
  • Discover what the OpenAMP framework is and how it can be utilized to manage firmware across a multi-processor system
  • Learn how to get started with the OpenAMP framework (topology, start-up process, API, and vendor support)

* The course version can be found in the training registration form

Course Schedule

  • On-Demand
    On-Demand
    Register
Contact HardentContact me

Mary-Ann Conly

Training Coordinator

Located in Ontario?

Did you know that the Canada-Ontario Job Grant program provides companies with funding for training?

The program can cover up to 66.66 % of training costs, and all Hardent training courses are eligible as part of the program.

Find Out More

Latest News

January 31, 2019

Hardent and Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem

New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More
December 6, 2018

FPGA Design Analysis Using the Vivado Design Suite

Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More
Upcoming Sessions
Feb 19–20
C-based Design - High-Level Synthesis with the Vivado HLx Tool
Register
Feb 19–21
SystemVerilog for Design
Register
Feb 21–22
Designing with the UltraScale and UltraScale+ Architectures
Register
Feb 22
SDSoC Development and Methodology (SDSoC license Included)
Register
Complete Course Schedule
Latest News
Contact Us

Hardent and Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem

New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More

FPGA Design Analysis Using the Vivado Design Suite

Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More

Hardent & Willamette HDL Named by Breker Verification Systems As PSS Training Provider For Trek5 Tool Suite

New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.
More
Upcoming Sessions
Feb 19–20
C-based Design - High-Level Synthesis with the Vivado HLx Tool
Register
Feb 19–21
SystemVerilog for Design
Register
Feb 21–22
Designing with the UltraScale and UltraScale+ Architectures
Register
Feb 22
SDSoC Development and Methodology (SDSoC license Included)
Register
Complete Course Schedule
Contact Hardent

Mary-Ann Conly

Training Coordinator

HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052

I would like to receive electronic communications from Hardent Inc. about new training courses, advancements in electronic design and information on Hardent's services. I am aware that I can withdraw my consent at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
Training Partners
Xilinx ATP Logo
WHDL logo
Hardent © 2002-2019.
All rights reserved.
  • Privacy Policy