Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Xilinx & Verification Training Courses
Quality training delivered by industry experts
Back to
Course scheduleCourse list

Webinar: Leveraging The OpenAMP Framework for Heterogeneous Software Architecture (REL)

Learn how you can use OpenAMP for Xilinx Zynq SoCs and Zynq UltraScale+ MPSoCs to run different software platforms concurrently.

Heterogeneous (multi-processor) devices require a more complex software architecture capable of orchestrating multiple, dissimilar processors.

While heterogeneous SoCs are by no means a “new” concept, in the past developers generally only had "raw" access to one processor architecture, on which firmware could be run, with other architectures abstracted away through libraries or tools. Now, however, we're seeing chips that give the developer direct access to multiple architectures. The Xilinx Zynq UltraScale MPSoC is one such example with four ARM Cortex-A53 cores and two Cortex-R5 cores. Additionally, MicroBlaze “soft” processor cores can be added to the FPGA of all Zynq SoC and MPSoC devices.

Using the Xilinx Zynq-7000 SoC and Zynq UltraScale MPSoC as examples, this webinar will look at what the OpenAMP framework is and outline how designers can leverage the framework to run different software platforms concurrently, such as Linux and an RTOS, on different processors within the same SoC whether homogeneous (multi-core), or heterogeneous (multi-processor), or a combination of both.

Please note that there is an issue with the audio in the recording that resolves after the first 3 minutes and 50 seconds. The webinar is presented by Xilinx Authorized Training Provider Hardent.

Release date

July 7, 2017

Level

Training duration

Price

Free

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Learn about Linux Asymmetric Multiprocessing (AMP) on multi-core and heterogeneous devices
  • Discover what the OpenAMP framework is and how it can be utilized to manage firmware across a multi-processor system
  • Learn how to get started with the OpenAMP framework (topology, start-up process, API, and vendor support)

* The course version can be found in the training registration form

Related Courses

Embedded System Design for the Zynq UltraScale+ MPSoC

View course

Zynq UltraScale+ MPSoC for the Software Developer

View course
Contact HardentContact me
Mary-Ann Conly
Training Coordinator

Course Schedule

  • On-Demand
    On-Demand
    Register
Wondering Which Course to Take?

Download our learning path guide to find the right course level and topic for the next step in your career development.

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Upcoming Sessions
Mar 03–04
Designing with Versal AI Engine 2
Register
Mar 08–11
Designing with the Versal ACAP: Architecture and Methodology
Register
Mar 08–10
Advanced Timing Closure Techniques for the Vivado Design Suite
Register
Mar 15–18
Introduction to UVM
Register
Complete Course Schedule
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Mar 03–04
Designing with Versal AI Engine 2
Register
Mar 08–11
Designing with the Versal ACAP: Architecture and Methodology
Register
Mar 08–10
Advanced Timing Closure Techniques for the Vivado Design Suite
Register
Mar 15–18
Introduction to UVM
Register
Complete Course Schedule
Contact Hardent
Mary-Ann Conly
Training Coordinator
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy