Home
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Xilinx & Verification Training Courses
Quality training delivered by industry experts
Back to
Course scheduleCourse list

Zynq UltraScale+ MPSoC for the System Architect

Zynq UltraScale+ MPSoC training designed to help you get an overview of the device's main capabilities.

This course provides system architects with an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC family. The emphasis is on:
  • Utilizing power management strategies effectively
  • Leveraging the platform management unit (PMU) capabilities
  • Running the system securely and safely
  • Reviewing the high-level architecture of the devices
  • Identifying appropriate boot sequences

Release date

February 2016

Level

Embedded System Architect 3

Training duration

2 days

Price

USD 1600 or 16 Training Credits

Course Part Number

EMBD-ZUPSA

Who Should Attend?

System architects interested in understanding the capabilities and ecosystem of the Zynq UltraScale+ MPSoC device.

Prerequisites

  • Suggested: Understanding of the Zynq-7000 architecture
  • Familiarity with embedded operating systems

Software Tools

  • Vivado® Design Suite 2020.1
  • Vitis unified software platform 2020.1
  • Hardware emulation environment:
  • VirtualBox
  • QEMU
  • Ubuntu desktop
  • PetaLinux

Hardware

  • Zynq UltraScale+ MPSoC ZCU104 board

Skills gained

After completing this comprehensive training, you will have the necessary skills to:
  • Effectively use power management strategies and leverage the capabilities of the platform management unit (PMU)
  • Identify mechanisms to secure and safely run the system
  • Outline the high-level architecture of the devices
  • Define the boot sequences appropriate to the needs of the system

Course Outline

  • Zynq UltraScale+ MPSoC Overview - Overview of the Zynq UltraScale+ MPSoC device. {Lecture, Demo, Lab}
  • HW-SW Virtualization - Covers the hardware and software elements of virtualization. The lab demonstrate how hypervisors can be used. {Lecture, Demo, Lab}
  • QEMU - Introduction to the Quick Emulator, which is the tool used to run software for the Zynq UltraScale+ MPSoC device when hardware is not available. {Lecture, Demo, Lab}
  • Security and Software - Defines what safety and security is in the context of embedded systems and introduces several standards. {Lecture, Demo}
  • Power Management - Overview of the PMU and the power-saving features of the device. {Lecture, Demo, Lab}
  • System Coherency - Learn how information is synchronized within the API and through the ACE/AXI ports. {Lecture}
  • DDR and QoS - Understand how DDR can be configured to provide the best performance for your system. {Lecture, Demo, Lab}
  • Booting - How to implement the embedded system, including the boot process and boot image creation. Also how to detect a failed boot. {Lecture, Lab}
  • Zynq UltraScale+ MPSoC Ecosystem Support - Overview of supported operating systems, software stacks, hypervisors, etc. {Lecture}

Special Comments

Please download the respective PDF of your course: *

  • Zynq_UltraScale_MPSoC_System_Architect_embd-zupsa_2020-1_ilt_H.pdf

Enquire Now

* The course version can be found in the training registration form

Related Courses

Embedded System Design for the Zynq UltraScale+ MPSoC

View course

Embedded Design with PetaLinux Tools

View course
Contact HardentContact me
Your Trainer, Reg
Have a question about the course?

Course Schedule

  • Enquire Now
Wondering Which Course to Take?

Download our learning path guide to find the right course level and topic for the next step in your career development.

Training Funding

From Xilinx training credits to government funding, there are several options available to help you cover training costs.

See our list of resources
Upcoming Sessions
Mar 03–04
Designing with Versal AI Engine 2
Register
Mar 08–11
Designing with the Versal ACAP: Architecture and Methodology
Register
Mar 08–10
Advanced Timing Closure Techniques for the Vivado Design Suite
Register
Mar 15–18
Introduction to UVM
Register
Complete Course Schedule
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Mar 03–04
Designing with Versal AI Engine 2
Register
Mar 08–11
Designing with the Versal ACAP: Architecture and Methodology
Register
Mar 08–10
Advanced Timing Closure Techniques for the Vivado Design Suite
Register
Mar 15–18
Introduction to UVM
Register
Complete Course Schedule
Contact Hardent
Your Trainer, Reg
Have a question about the course?
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
Training Partners
WHDL logo
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy