Hardent
  • About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
Hardent now part of Rambus
What are you interested in ?
Reset Categories Reset all filters
Where ?
Reset Categories Reset all filters
When ?
Reset Categories Reset all filters
Back to
Course scheduleCourse list

Hardent Training: FPGA Design Training, Xilinx Training, & Verification Training Courses

Xilinx Training, FPGA Training and Verification Training Courses Taught by Experts

Xilinx training, FPGA design training, and verification training courses delivered by
design and verification experts in the classroom and online.

At Hardent, we provide a complete range of Xilinx training, FPGA design training, and verification training courses to engineers working across a wide variety of industries.

We have been a Xilinx ATP (Authorized Training Provider) since 2009, and we have partnered with leading verification specialists Willamette HDL (WHDL) since 2013 to deliver verification training courses.

All our trainers are experts in their field and bring years of valuable real-world engineering experience to the classroom.

Training Courses

Our courses are designed to help both junior and experienced engineers hone their skills and keep up-to-date with the latest technology.

Training topics cover all aspects of FPGA and embedded design, including Xilinx tools such as the Vivado Design Suite and the Vitis unified software platform, and the latest devices including Zynq UltraScale+ MPSoCs/RFSoCs, and the Versal ACAP. Our verification curriculum covers everything from SystemVerilog for Verification to the Universal Verification Methodology (UVM).

Browse some of our most popular training topics below or view our complete course list.

  • Versal ACAP
  • Vitis Unified Software Platform
  • Vivado Design Suite / FPGA Design
  • DSP Design
  • Connectivity Design
  • Embedded System Design: Acceleration
  • Embedded System Design: Linux Development
  • Embedded System Design: Zynq 7000 SoC
  • Embedded System Design: Zynq UltraScale+ MPSoC
  • Functional Verification
  • HDL Design
  • Programming Languages
  • System Level Modelling and Verification

Training Formats

Our courses are taught in a variety of formats, so that you have the flexibility to learn in the way that aligns best with your needs and schedule.

As Hardent is a Xilinx ATP, you can use your Xilinx training credits to pay for your courses, regardless of whether you learn online or in the classroom.

Learn about the different benefits of each training format below.

  • Classroom training
  • Live online training
  • On-demand training
  • Private training

Training Schedule

Visit our full training schedule to book your next training course!

Have a question? Contact our training team for more information. 

Contact HardentContact me
Mary-Ann Conly
Training Coordinator
Hardent Exclusive Training Courses

Our exclusive courses have been developed by our very own team of in-house Xilinx and FPGA specialists.

Programmable Logic Architecture for the Versal ACAP

Embedded Processor Architecture for the Versal ACAP

Embedded System Design for the Zynq UltraScale+ MPSoC

FPGA Design with Vivado Design Suite: The Essentials 1

FPGA Design with Vivado Design Suite: The Essentials 2

Vivado Design Suite Advanced XDC and Static Timing Analysis with Design Methodology

Advanced Timing Closure Techniques for the Vivado Design Suite

Advanced Hardware Debugging Techniques Using Vivado Design Suite

Migrating from Spartan-6

See all Courses
Wondering Which Course to Take?

Check out our full course list or download our learning path guide to find the right course level and topic for you!

Latest News
Contact Us
Rambus Completes Acquisition of Hardent
Strengthens CXL Memory Interconnect Initiative and accelerates roadmap of data center solutions
More
Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
Augments world-class engineering team with deep SoC digital design expertise for Rambus CXL Memory Interconnect Initiative
More
Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
Proven IP subsystem enables TCON IC manufacturers to leverage new Embedded DisplayPort low power features and significantly reduce frame buffer area using VESA DSC.
More
Upcoming Sessions
Contact Hardent
Mary-Ann Conly
Training Coordinator
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Hardent © 2002-2022.
All rights reserved.
  • Privacy Policy