• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    ASIC Prototyping
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training

FPGA Prototyping and ASIC Emulation

FPGA prototyping and ASIC emulation / prototyping by Hardent allows you to reduce risks and speed up your ASIC development.

FPGA prototyping (also called ASIC prototyping or ASIC emulation) consists of implementing a portion or the totality of an ASIC design into an FPGA in order to validate its functionality. This operation is particularly interesting for targeting features that are either critical or unable to be verified using simulation.

With the high non-recurring cost of manufacturing an ASIC, revising an ASIC to fix broken functionality is a very costly process. Although good verification practices using recent simulation tools and methodologies can mitigate the risks of bugs passing through, functional verification does have some limitations.

Some of these limitations are:

  • Very long computation time for a relatively short simulation time
  • Possibility of errors in the verification environment
  • Difficulty in recreating specific operating conditions in simulation, mainly when they involve:
    • A sequence of events that span over a long period of time
    • Certain timing relations between different systems
    • Infrequent events
    • Interactions with software / embedded processors
    • Operating systems

One way to overcome some of these limitations is to create a low-cost prototype of the entire ASIC under development, or some subsystems of the ASIC, and exercise its functionalities before entering the manufacturing process. Using commercially available FPGA-based platforms, it is possible to create such prototypes.

The advantages of ASIC emulation and FPGA prototyping are numerous.

FPGA prototyping and ASIC emulation:

  • Permits the testing of real-life scenarios that are too long to simulate
  • Increases confidence that the ASIC will perform as expected
  • Provides a platform for drivers and software
    developers to test their code long before the ASIC is available
  • Speeds up the testing of the ASIC after manufacture since the test setup can be developed and tried beforehand
  • Reduces overall time-to-market

Hardent’s team of specialists can guide you through the process of ASIC prototyping, including platform selection and adaptation of your ASIC-targeted RTL into FPGA-compatible RTL (memories migration, clocks handling, etc.).

Interested in finding out more about the benefits of ASIC emulation or FPGA prototyping?
Get in touch with our FPGA prototyping and ASIC emulation team.

Hardent FPGA and ASIC Services
Reduce Risks with FPGA Prototyping and ASIC Emulation/Prototyping
Contact Us
Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Jan 27–28
Designing with Versal AI Engine 2
Register
Feb 01–04
Introduction to UVM
Register
Feb 02–03
Designing with the Versal ACAP: Embedded Processor Architecture and Methodology
Register
Feb 03–04
Advanced Hardware Debugging Techniques Using Vivado Design Suite
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK