• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
New VDC-M IP Cores
Visually lossless compression down to 6 bits per pixel
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent Publishes a FPGA vs. DSP Primer in the Xilinx Xcell Journal

January 31, 2012

Hardent’s Electronic Designers Offer Practical Advice For Choosing Between DSP and FPGA Implementations

A comprehensive and up-to-date review of DSP and FPGA technologies, authored by Hardent’s FPGA Expert and Trainer, Reg Zatrepalek, will be available in the first quarter 2012 edition (issue 78) of the XCell journal. This article, entitled “Using FPGAs to Solve Tough DSP Design Challenges”, was written to be an accessible introduction to FPGA for engineers who have experienced some challenges with DSP implementations. It describes the basics of the FPGA architecture, and then proceeds to illustrate an implementation of an FIR filter using first DSP and then FPGA technologies. In the article, engineers of all backgrounds will find useful information on the various advantages of both DSP and FPGA, and how to choose between them.

The concept of this article was born out of the need for systems engineers with a background in DSP to understand where FPGAs may provide the better solution. Through their electronic design training sessions and workshops, Hardent noticed that many of its trainees did not understand what the benefits of FPGA implementations were, and when it would be better to continue using DSPs. “We thought that this first step in understanding FPGA vs DSP was the biggest barrier for engineers wishing to improve their knowledge,” said Simon Robin, CEO of Hardent, “many do not know how simple the transition between the two architectures can be.”

In addition to the article, Hardent has also produced a video clip entitled “DSP vs. FPGA: How to make this change?”. This brief video covers the operational jump from FPGA to DSP, the ideal way for system architects to make the switch, and which courses they may wish to consider.

For further information about the advantages and disadvantages of DSPs and FPGAs, please download Hardent’s article from the XCell journal attached to this press release. There are also further videos available on Hardent’s YouTube channel.

About Hardent
Hardent serves as an extension of companies’ electronic design and engineering departments to achieve faster time-to-market and high electronic innovation. With a rapid understanding of company and project requirements, Hardent’s problem-solving skills and cutting-edge design expertise produce creative electronic solutions. The company offers transparent communication, high project visibility and never-ending support. For further information about electronic design services, visit the Hardent website.

Hardent is also a highly-experienced training house and exclusively accredited Xilinx Authorized Training Provider for Canada, New England and Southeastern United States. Hardent offers FPGA courses, digital signal processing (DSP) design training, embedded software course training, and a range of other courses targeted to electronic design experts. Refer to the Hardent website for more on the Hardent training schedule.

 

Latest News
Contact Us
Hardent & Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem
New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More
FPGA Design Analysis Using the Vivado Design Suite
Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More
Hardent & WHDL Named PSS Training Provider For Breker Trek5 Tool Suite
New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.
More
Upcoming Sessions
Dec 17–19
Designing with VHDL
Register
Jan 08–09
Designing with the UltraScale and UltraScale+ Architectures
Register
Jan 13–16
SystemVerilog for Verification
Register
Jan 13–16
SystemVerilog for Verification
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Time to market was one of our first considerations in choosing Hardent to design a PCI communication bridge. They grasped the project requirements in a matter of days. Their impressive expertise and responsiveness made the development process very smooth, as if they were working right down the hall.

Nicolas Gonthier
Hardware Design Manager
Verint Systems Canada Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2019.
All rights reserved.
  • Privacy Policy
We use cookies to ensure that we give you the best experience on our website. By continuing to use this website, you consent to our use of cookies. OK