• About Us
    • History
    • Mission
    • Team
    • Partners & Memberships
    • Customer Stories
  • Applications
    • Video
    • Automotive
    • Aerospace & Defense
    • Industrial
    • Telecommunications
  • News
    • Press Releases
    • Blog
    • Events
  • Careers
  • Contact
  • LinkedIn
  • Twitter
  • Engineering
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Power / Signal Integrity Analysis
    • System & Hardware Architecture
  • IP Products
    • Why Choose Hardent IP Products?
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • DisplayPort 1.4 IP Subsystem
    • HDMI 2.1 IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • Mathematically Lossless Video Compression IP Cores
  • Training
    • Training Schedule
    • Training Courses
      • Xilinx Training
      • Verification Training
      • Complete Course List
    • Training Formats
      • Classroom Training
      • Private Training
      • Live Online Training
      • On-Demand Training
Back to
News from Hardent

Hardent to Present in Trilogic’s Advanced FPGA Design and Verification Flow Seminar

August 21, 2012

Hardent will focus on Xilinx Vivado design flows, visualization capabilities and design constraints (XDC).

Hardent announced today that it will partner with Trilogic to deliver several sessions at the next month’s Advanced FPGA Design Flow and Verification Flow seminars. Trilogic is also partnering with Mentor Graphics and Xilinx to deliver insights about complex FPGA design flow and verification tasks.

With the advancement of FPGA, there has been a surge in available functionalities. This has enabled the development of complex FPGA design. “This puts FPGA designers, system architects, and system engineers in a challenging position,” said Simon Robin, CEO and founder of Hardent. “For quality results, FPGA developers are increasingly required to turn to automation of the FPGA verification and design flow. This will be the focus of the seminars.”

The day-long seminars will explore Xilinx’s Vivado visualization capabilities, the role of signal integrity analysis and the importance of adequate power delivery. In three separate sessions, Hardent will focus on explaining the Xilinx Vivado Design Suite, including: Design Flows, Vivado visualization capabilities of the Integrated Design Environment and Vivado Design Constraints (XDC). The seminars are scheduled in two locations: in Montreal on Sept. 19th, 2012 and in the Toronto area on Sept. 20th, 2012. They are offered free of charge to everyone from electronic design engineers to top executives who require a refresher on the latest and the greatest in FPGA design flow and verification.

A complete agenda of the complimentary seminars is attached to this press release. FPGA developers are invited to expand their knowledge by attending one of the seminars. Registration is now open for both the Montreal and Toronto (Markham) seminars.

About Hardent
Hardent is a professional services firm offering engineering, management consulting and training in the electronics and semiconductor industry. It serves as a partner in improving product engineering processes, enhancing team skills and accelerating time-to-market to increase the company’s competitive advantage. Hardent helps its customers become leaders in their fields by understanding their needs and challenges and offering innovative solutions through result-oriented problem-solving consulting, engineering and training/coaching professional services.

 

Latest News
Contact Us
Hardent Announces Availability of New Xilinx Versal ACAP Training Courses
New Xilinx Versal ACAP training courses will cover all aspects of designing with the latest Xilinx device category.
More
Hardent Announces Expansion of Xilinx Training in the USA
Hardent selected by Xilinx to be the new Xilinx training provider in four U.S. states.
More
Hardent and PLC2 Announce New IP Partnership to Support German Semiconductor Companies
PLC2 named as the official IP representative for Hardent’s video compression IP cores in Germany, Austria, and Switzerland.
More
Upcoming Sessions
Mar 15–18
Introduction to UVM
Register
Mar 16–18
Embedded System Design for the Zynq UltraScale+ MPSoC
Register
Mar 17–18
Xilinx Partial Reconfiguration Tools and Techniques
Register
Mar 22–23
Designing with the Versal ACAP: Programmable Logic Architecture and Methodology
Register
Complete Course Schedule
Contact Hardent
Simon Robin
President
Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052
Tick to hear more from Hardent by email. This includes our newsletter, details about offers, new courses, and events. You can opt out at any time. For further information, please refer to our privacy policy.

Having worked in the past with independent electronic design consultants, we appreciate Hardent’s quality, team work and timely service. The company has excellent project management skills, open communication, constant follow-up and a flexible approach. We have been working with Hardent for about two years now. Though initially I was not excited about outsourcing R&D, I feel that I can 100% count on Hardent, as they know their business well and they directed us toward good technical decisions.

Michel Bitar
R&D/ I.T Manager
Prodco International Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
VESA
Hardent © 2002-2021.
All rights reserved.
  • Privacy Policy