• Home
  • About Us
    • History
    • Mission
    • News
    • Calendar
    • Team
    • Partners
    • Case Studies
  • Careers
  • Blog
  • Contact Us
  • Twitter
  • Google+
  • LinkedIn
Engineering Services
Helping you accelerate time-to-market
  • Technical Expertise
    • FPGA & ASIC Design
    • FPGA & ASIC Verification
    • ASIC Prototyping
    • Digital Signal Processing
    • Embedded Software Design
    • Electronic System-Level Design
    • Power/ Signal Integrity Analysis
    • System & Hardware Architecture
  • Products & Services
    • VESA DSC IP Cores
    • VDC-M IP Cores
    • ECC/Reed-Solomon FEC IP Cores
    • DisplayPort 1.4 IP Subsystem
    • Engineering Services
      • Subject Matter Expert Advice
      • Process & Methodology Consulting
      • Management Consulting
    • Training Solutions
  • Industry Expertise
    • Video
    • Medical
    • Automotive
    • Aerospace and Defense
    • Industrial
    • Telecommunications
    • Consumer Electronics
Back to
News from Hardent

Hardent to Present in Trilogic’s Advanced FPGA Design and Verification Flow Seminar

August 21, 2012

Hardent will focus on Xilinx Vivado design flows, visualization capabilities and design constraints (XDC).

Hardent announced today that it will partner with Trilogic to deliver several sessions at the next month’s Advanced FPGA Design Flow and Verification Flow seminars. Trilogic is also partnering with Mentor Graphics and Xilinx to deliver insights about complex FPGA design flow and verification tasks.

With the advancement of FPGA, there has been a surge in available functionalities. This has enabled the development of complex FPGA design. “This puts FPGA designers, system architects, and system engineers in a challenging position,” said Simon Robin, CEO and founder of Hardent. “For quality results, FPGA developers are increasingly required to turn to automation of the FPGA verification and design flow. This will be the focus of the seminars.”

The day-long seminars will explore Xilinx’s Vivado visualization capabilities, the role of signal integrity analysis and the importance of adequate power delivery. In three separate sessions, Hardent will focus on explaining the Xilinx Vivado Design Suite, including: Design Flows, Vivado visualization capabilities of the Integrated Design Environment and Vivado Design Constraints (XDC). The seminars are scheduled in two locations: in Montreal on Sept. 19th, 2012 and in the Toronto area on Sept. 20th, 2012. They are offered free of charge to everyone from electronic design engineers to top executives who require a refresher on the latest and the greatest in FPGA design flow and verification.

A complete agenda of the complimentary seminars is attached to this press release. FPGA developers are invited to expand their knowledge by attending one of the seminars. Registration is now open for both the Montreal and Toronto (Markham) seminars.

About Hardent
Hardent is a professional services firm offering engineering, management consulting and training in the electronics and semiconductor industry. It serves as a partner in improving product engineering processes, enhancing team skills and accelerating time-to-market to increase the company’s competitive advantage. Hardent helps its customers become leaders in their fields by understanding their needs and challenges and offering innovative solutions through result-oriented problem-solving consulting, engineering and training/coaching professional services.

 

Latest News
Contact Us

Hardent and Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem

New IP solution combining Hardent and Xilinx IP will enable pro A/V designers to take advantage of the full DisplayPort 1.4 feature set to support resolutions up to 8K.
More

FPGA Design Analysis Using the Vivado Design Suite

Useful commands for FPGA design analysis in the Vivado Design Suite that will help you save time and meet your performance goals!
More

Hardent & Willamette HDL Named by Breker Verification Systems As PSS Training Provider For Trek5 Tool Suite

New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.
More
Upcoming Sessions
Feb 19–20
C-based Design - High-Level Synthesis with the Vivado HLx Tool
Register
Feb 19–21
SystemVerilog for Design
Register
Feb 21–22
Designing with the UltraScale and UltraScale+ Architectures
Register
Feb 22
SDSoC Development and Methodology (SDSoC license Included)
Register
Complete Course Schedule
Contact Hardent

Simon Robin

President

Linked-in
HardentMontreal
450 rue Saint-Pierre, suite 300
Montreal
,
QC
H2Y 2M9
Canada
T +1 (514) 284-5252
F +1 (514) 284-5052

I would like to receive electronic communications from Hardent Inc. about new training courses, advancements in electronic design and information on Hardent's services. I am aware that I can withdraw my consent at any time. For further information, please refer to our privacy policy.

We made the decision to work with Hardent as we felt confident that their strategic approach to the development process, combined with their technical expertise and training credentials, would help us to successfully reach our end goal and equip our in-house team with the electronic design knowledge to complete not just this project but other projects in the future.

Stefan Grigoras
Operations Manager
NDT Technologies Inc.
More testimonials
Partners & Memberships
Xilinx APC logo
mipi member logo
Xilinx ATP Logo
VESA
Hardent © 2002-2019.
All rights reserved.
  • Privacy Policy